blob: 78e232fa95dc603b58848b45ffd2fc79b32577c0 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
2%YAML 1.2
3---
4$id: http://devicetree.org/schemas/clock/qcom,gcc-sm6350.yaml#
5$schema: http://devicetree.org/meta-schemas/core.yaml#
6
7title: Qualcomm Global Clock & Reset Controller on SM6350
8
9maintainers:
Tom Rini6b642ac2024-10-01 12:20:28 -060010 - Konrad Dybcio <konradybcio@kernel.org>
Tom Rini53633a82024-02-29 12:33:36 -050011
12description: |
13 Qualcomm global clock control module provides the clocks, resets and power
14 domains on SM6350.
15
16 See also:: include/dt-bindings/clock/qcom,gcc-sm6350.h
17
18properties:
19 compatible:
20 const: qcom,gcc-sm6350
21
22 clocks:
23 items:
24 - description: Board XO source
25 - description: Board active XO source
26 - description: Sleep clock source
27
28 clock-names:
29 items:
30 - const: bi_tcxo
31 - const: bi_tcxo_ao
32 - const: sleep_clk
33
34required:
35 - compatible
36 - clocks
37 - clock-names
Tom Rini6b642ac2024-10-01 12:20:28 -060038 - '#power-domain-cells'
Tom Rini53633a82024-02-29 12:33:36 -050039
40allOf:
41 - $ref: qcom,gcc.yaml#
42
43unevaluatedProperties: false
44
45examples:
46 - |
47 #include <dt-bindings/clock/qcom,rpmh.h>
48 clock-controller@100000 {
49 compatible = "qcom,gcc-sm6350";
50 reg = <0x00100000 0x1f0000>;
51 clocks = <&rpmhcc RPMH_CXO_CLK>,
52 <&rpmhcc RPMH_CXO_CLK_A>,
53 <&sleep_clk>;
54 clock-names = "bi_tcxo", "bi_tcxo_ao", "sleep_clk";
55 #clock-cells = <1>;
56 #reset-cells = <1>;
57 #power-domain-cells = <1>;
58 };
59...