Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / d5a2fa4d9e9823d157d265c9b572883795fdad47 / . / configs / am65x_hs_evm_r5_defconfig
blob: d3a0420b1c292abcebcf4dc36c9ad310f946abb1 [file] [log] [blame]
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_K3=y
3CONFIG_TI_SECURE_DEVICE=y
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]4CONFIG_SYS_MALLOC_LEN=0x2000000
5CONFIG_SYS_MALLOC_F_LEN=0x55000
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]6CONFIG_SPL_GPIO=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]7CONFIG_SPL_LIBCOMMON_SUPPORT=y
8CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]9CONFIG_NR_DRAM_BANKS=2
Andrew Davis1be5e972022-07-15 10:25:27 -0500[diff] [blame]10CONFIG_SOC_K3_AM654=y
Andrew F. Davis6ed6be32020-03-10 11:08:41 -0400[diff] [blame]11CONFIG_K3_EARLY_CONS=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]12CONFIG_TARGET_AM654_R5_EVM=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]13CONFIG_ENV_SIZE=0x20000
14CONFIG_DM_GPIO=y
Tom Rini6c75e632020-06-16 19:06:29 -0400[diff] [blame]15CONFIG_SPL_DM_SPI=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]16CONFIG_DEFAULT_DEVICE_TREE="k3-am654-r5-base-board"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]17CONFIG_SPL_TEXT_BASE=0x41c00000
Simon Glassb58bfe02021-08-08 12:20:09 -0600[diff] [blame]18CONFIG_SPL_MMC=y
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]19CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]20CONFIG_SPL_DRIVERS_MISC=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]21CONFIG_SPL_STACK_R_ADDR=0x82000000
22CONFIG_SPL_FS_FAT=y
23CONFIG_SPL_LIBDISK_SUPPORT=y
Vignesh Raghavendra040362f2020-02-04 11:09:58 +0530[diff] [blame]24CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]25CONFIG_SPL_SPI=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]26CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
27CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x41c7effc
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]28# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
29CONFIG_SPL_LOAD_FIT=y
Simon Glass5d144112020-07-19 13:56:10 -0600[diff] [blame]30# CONFIG_USE_SPL_FIT_GENERATOR is not set
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]31CONFIG_USE_BOOTCOMMAND=y
32# CONFIG_DISPLAY_CPUINFO is not set
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]33CONFIG_SPL_MAX_SIZE=0x58000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]34CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
35CONFIG_SPL_BSS_START_ADDR=0x41c7effc
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]36CONFIG_SPL_BSS_MAX_SIZE=0xc00
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]37CONFIG_SPL_STACK_R=y
38CONFIG_SPL_SEPARATE_BSS=y
Tom Rini166e3222022-05-27 12:48:32 -0400[diff] [blame]39CONFIG_SYS_SPL_MALLOC=y
40CONFIG_HAS_CUSTOM_SPL_MALLOC_START=y
41CONFIG_CUSTOM_SYS_SPL_MALLOC_ADDR=0x84000000
42CONFIG_SYS_SPL_MALLOC_SIZE=0x1000000
Andreas Dannenberg355f0632019-06-04 17:55:52 -0500[diff] [blame]43CONFIG_SPL_EARLY_BSS=y
Andreas Dannenberg598a7e12019-06-04 17:55:54 -0500[diff] [blame]44CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR=y
45CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_SECTOR=0x400
Vignesh Raghavendra040362f2020-02-04 11:09:58 +0530[diff] [blame]46CONFIG_SPL_DMA=y
Simon Glassbccfc2e2021-07-10 21:14:36 -0600[diff] [blame]47CONFIG_SPL_I2C=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]48CONFIG_SPL_DM_MAILBOX=y
Lukasz Majewski76f442982020-06-04 23:11:53 +0800[diff] [blame]49CONFIG_SPL_DM_SPI_FLASH=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]50CONFIG_SPL_DM_RESET=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]51CONFIG_SPL_POWER_DOMAIN=y
52CONFIG_SPL_RAM_SUPPORT=y
53CONFIG_SPL_RAM_DEVICE=y
54CONFIG_SPL_REMOTEPROC=y
Vignesh Raghavendra040362f2020-02-04 11:09:58 +0530[diff] [blame]55# CONFIG_SPL_SPI_FLASH_TINY is not set
56CONFIG_SPL_SPI_FLASH_SFDP_SUPPORT=y
57CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]58CONFIG_SYS_SPI_U_BOOT_OFFS=0x80000
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]59CONFIG_SPL_YMODEM_SUPPORT=y
60CONFIG_HUSH_PARSER=y
Tom Riniba5c2b02022-05-11 16:21:06 -0400[diff] [blame]61CONFIG_SYS_MAXARGS=64
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]62CONFIG_CMD_BOOTZ=y
Tom Rinif3c2f992022-06-25 19:29:46 -0400[diff] [blame]63CONFIG_SYS_BOOTM_LEN=0x4000000
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]64CONFIG_CMD_ASKENV=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]65CONFIG_CMD_GPT=y
Andreas Dannenberg46051df2019-06-04 18:08:17 -0500[diff] [blame]66CONFIG_CMD_I2C=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]67CONFIG_CMD_MMC=y
68CONFIG_CMD_REMOTEPROC=y
69# CONFIG_CMD_SETEXPR is not set
70CONFIG_CMD_TIME=y
71CONFIG_CMD_FAT=y
72CONFIG_OF_CONTROL=y
73CONFIG_SPL_OF_CONTROL=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]74CONFIG_SPL_MULTI_DTB_FIT=y
75CONFIG_SPL_MULTI_DTB_FIT_NO_COMPRESSION=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]76CONFIG_ENV_OVERWRITE=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]77CONFIG_ENV_IS_IN_FAT=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]78CONFIG_ENV_FAT_DEVICE_AND_PART="1:1"
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]79CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]80CONFIG_DM=y
81CONFIG_SPL_DM=y
82CONFIG_SPL_DM_SEQ_ALIAS=y
Vignesh Raghavendra040362f2020-02-04 11:09:58 +0530[diff] [blame]83CONFIG_REGMAP=y
84CONFIG_SPL_REGMAP=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]85CONFIG_SPL_OF_TRANSLATE=y
86CONFIG_CLK=y
87CONFIG_SPL_CLK=y
88CONFIG_CLK_TI_SCI=y
Vignesh Raghavendra040362f2020-02-04 11:09:58 +0530[diff] [blame]89CONFIG_DMA_CHANNELS=y
90CONFIG_TI_K3_NAVSS_UDMA=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]91CONFIG_TI_SCI_PROTOCOL=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]92CONFIG_DA8XX_GPIO=y
Andreas Dannenberg46051df2019-06-04 18:08:17 -0500[diff] [blame]93CONFIG_DM_I2C=y
94CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
95CONFIG_SYS_I2C_OMAP24XX=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]96CONFIG_DM_MAILBOX=y
97CONFIG_K3_SEC_PROXY=y
Andrew F. Davis6ed6be32020-03-10 11:08:41 -0400[diff] [blame]98CONFIG_K3_AVS0=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]99CONFIG_MMC_SDHCI=y
Andrew F. Davis6ed6be32020-03-10 11:08:41 -0400[diff] [blame]100CONFIG_SPL_MMC_SDHCI_ADMA=y
101CONFIG_MMC_SDHCI_AM654=y
Vignesh Raghavendra040362f2020-02-04 11:09:58 +0530[diff] [blame]102CONFIG_DM_SPI_FLASH=y
103CONFIG_SPI_FLASH_SFDP_SUPPORT=y
104CONFIG_SPI_FLASH_STMICRO=y
105# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]106CONFIG_PINCTRL=y
107# CONFIG_PINCTRL_GENERIC is not set
108CONFIG_SPL_PINCTRL=y
109# CONFIG_SPL_PINCTRL_GENERIC is not set
110CONFIG_PINCTRL_SINGLE=y
111CONFIG_POWER_DOMAIN=y
112CONFIG_TI_SCI_POWER_DOMAIN=y
113CONFIG_DM_REGULATOR=y
114CONFIG_SPL_DM_REGULATOR=y
115CONFIG_DM_REGULATOR_GPIO=y
116CONFIG_SPL_DM_REGULATOR_GPIO=y
Andrew F. Davis6ed6be32020-03-10 11:08:41 -0400[diff] [blame]117CONFIG_DM_REGULATOR_TPS62360=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]118CONFIG_RAM=y
119CONFIG_SPL_RAM=y
120CONFIG_K3_SYSTEM_CONTROLLER=y
Lokesh Vutla247418b2019-06-07 19:25:59 +0530[diff] [blame]121CONFIG_REMOTEPROC_TI_K3_ARM64=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]122CONFIG_DM_RESET=y
123CONFIG_RESET_TI_SCI=y
124CONFIG_DM_SERIAL=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]125CONFIG_SOC_DEVICE=y
126CONFIG_SOC_DEVICE_TI_K3=y
Vignesh Raghavendra040362f2020-02-04 11:09:58 +0530[diff] [blame]127CONFIG_SOC_TI=y
128CONFIG_SPI=y
129CONFIG_DM_SPI=y
130CONFIG_CADENCE_QSPI=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]131CONFIG_SYSRESET=y
Kever Yang525ea472019-04-02 20:41:25 +0800[diff] [blame]132CONFIG_SPL_SYSRESET=y
Andrew F. Davise47bba02019-04-12 12:54:47 -0400[diff] [blame]133CONFIG_SYSRESET_TI_SCI=y
134CONFIG_TIMER=y
135CONFIG_SPL_TIMER=y
136CONFIG_OMAP_TIMER=y
Andreas Dannenberg355f0632019-06-04 17:55:52 -0500[diff] [blame]137CONFIG_FS_FAT_MAX_CLUSTSIZE=16384