blob: 0f6df5b34b1784d57e4a0380d904bd049e3a84cc [file] [log] [blame]
Lokesh Vutlaf6de8272021-06-22 12:04:29 +05301// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) 2018-2021 Texas Instruments Incorporated - http://www.ti.com/
4 */
5
6#include <dt-bindings/pinctrl/k3.h>
7#include <dt-bindings/net/ti-dp83867.h>
8
9/ {
10 chosen {
11 stdout-path = "serial2:115200n8";
12 };
13
14 aliases {
15 serial2 = &main_uart0;
16 ethernet0 = &cpsw_port1;
17 usb0 = &usb0;
18 usb1 = &usb1;
19 spi0 = &ospi0;
20 spi1 = &ospi1;
21 };
22};
23
24&cbass_main{
25 u-boot,dm-spl;
26 main-navss {
27 u-boot,dm-spl;
28 };
29};
30
31&cbass_mcu {
32 u-boot,dm-spl;
33
34 mcu-navss {
35 u-boot,dm-spl;
36
37 ringacc@2b800000 {
38 reg = <0x0 0x2b800000 0x0 0x400000>,
39 <0x0 0x2b000000 0x0 0x400000>,
40 <0x0 0x28590000 0x0 0x100>,
41 <0x0 0x2a500000 0x0 0x40000>,
42 <0x0 0x28440000 0x0 0x40000>;
43 reg-names = "rt", "fifos", "proxy_gcfg", "proxy_target", "cfg";
44 u-boot,dm-spl;
45 ti,dma-ring-reset-quirk;
46 };
47
48 dma-controller@285c0000 {
49 reg = <0x0 0x285c0000 0x0 0x100>,
50 <0x0 0x284c0000 0x0 0x4000>,
51 <0x0 0x2a800000 0x0 0x40000>,
52 <0x0 0x284a0000 0x0 0x4000>,
53 <0x0 0x2aa00000 0x0 0x40000>,
54 <0x0 0x28400000 0x0 0x2000>;
55 reg-names = "gcfg", "rchan", "rchanrt", "tchan",
56 "tchanrt", "rflow";
57 u-boot,dm-spl;
58 };
59 };
60};
61
62&cbass_wakeup {
63 u-boot,dm-spl;
64
65 chipid@43000014 {
66 u-boot,dm-spl;
67 };
68};
69
70&secure_proxy_main {
71 u-boot,dm-spl;
72};
73
74&dmsc {
75 u-boot,dm-spl;
76 k3_sysreset: sysreset-controller {
77 compatible = "ti,sci-sysreset";
78 u-boot,dm-spl;
79 };
80};
81
82&k3_pds {
83 u-boot,dm-spl;
84};
85
86&k3_clks {
87 u-boot,dm-spl;
88};
89
90&k3_reset {
91 u-boot,dm-spl;
92};
93
94&wkup_pmx0 {
95 u-boot,dm-spl;
96
97 wkup_i2c0_pins_default {
98 u-boot,dm-spl;
99 };
100};
101
102&main_pmx0 {
103 u-boot,dm-spl;
104 usb0_pins_default: usb0_pins_default {
105 pinctrl-single,pins = <
106 AM65X_IOPAD(0x02bc, PIN_OUTPUT, 0) /* (AD9) USB0_DRVVBUS */
107 >;
108 u-boot,dm-spl;
109 };
110};
111
112&main_uart0_pins_default {
113 u-boot,dm-spl;
114};
115
116&main_pmx1 {
117 u-boot,dm-spl;
118};
119
120&wkup_pmx0 {
121 mcu-fss0-ospi0-pins-default {
122 u-boot,dm-spl;
123 };
124};
125
126&main_uart0 {
127 u-boot,dm-spl;
128};
129
130&main_mmc0_pins_default {
131 u-boot,dm-spl;
132};
133
134&main_mmc1_pins_default {
135 u-boot,dm-spl;
136};
137
138&sdhci0 {
139 u-boot,dm-spl;
140};
141
142&sdhci1 {
143 u-boot,dm-spl;
144};
145
146&davinci_mdio {
147 phy0: ethernet-phy@0 {
148 reg = <0>;
149 /* TODO: phy reset: TCA9555RTWR(i2c:0x21)[p04].GPIO_MCU_RGMII_RSTN */
150 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
151 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
152 };
153};
154
155&mcu_cpsw {
156 reg = <0x0 0x46000000 0x0 0x200000>,
157 <0x0 0x40f00200 0x0 0x2>;
158 reg-names = "cpsw_nuss", "mac_efuse";
159 /delete-property/ ranges;
160
161 cpsw-phy-sel@40f04040 {
162 compatible = "ti,am654-cpsw-phy-sel";
163 reg= <0x0 0x40f04040 0x0 0x4>;
164 reg-names = "gmii-sel";
165 };
166};
167
168&wkup_i2c0 {
169 u-boot,dm-spl;
170};
171
172&usb1 {
173 dr_mode = "peripheral";
174};
175
176&fss {
177 u-boot,dm-spl;
178};
179
180&ospi0 {
181 u-boot,dm-spl;
182
183 flash@0{
184 u-boot,dm-spl;
185 };
186};
187
188&dwc3_0 {
189 status = "okay";
190 u-boot,dm-spl;
191};
192
193&usb0_phy {
194 status = "okay";
195 u-boot,dm-spl;
196};
197
198&usb0 {
199 pinctrl-names = "default";
200 pinctrl-0 = <&usb0_pins_default>;
201 dr_mode = "host";
202 u-boot,dm-spl;
203};
204
205&scm_conf {
206 u-boot,dm-spl;
207};