blob: 36681568f8a3ebeb8bceca2d9ec8be8d90171b88 [file] [log] [blame]
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +09001/*
2 * Configuation settings for the Hitachi Solution Engine 7750
3 *
4 * Copyright (C) 2007 Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
5 *
6 * See file CREDITS for list of people who contributed to this
7 * project.
8 *
9 * This program is free software; you can redistribute it and/or
10 * modify it under the terms of the GNU General Public License as
11 * published by the Free Software Foundation; either version 2 of
12 * the License, or (at your option) any later version.
13 *
14 * This program is distributed in the hope that it will be useful,
15 * but WITHOUT ANY WARRANTY; without even the implied warranty of
16 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
17 * GNU General Public License for more details.
18 *
19 * You should have received a copy of the GNU General Public License
20 * along with this program; if not, write to the Free Software
21 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
22 * MA 02111-1307 USA
23 */
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090024
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090025#ifndef __MS7750SE_H
26#define __MS7750SE_H
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090027
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090028#undef DEBUG
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090029#define CONFIG_SH 1
30#define CONFIG_SH4 1
31#define CONFIG_CPU_SH7750 1
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090032/* #define CONFIG_CPU_SH7751 1 */
33/* #define CONFIG_CPU_TYPE_R 1 */
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090034#define CONFIG_MS7750SE 1
35#define __LITTLE_ENDIAN__ 1
36
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090037/*
38 * Command line configuration.
39 */
Wolfgang Denk0a5c2142007-12-27 01:52:50 +010040/*#include <config_cmd_default.h>*/
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090041
42#define CONFIG_CMD_DFL
43#define CONFIG_CMD_FLASH
44#define CONFIG_CMD_ENV
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090045
46#define CFG_SCIF_CONSOLE 1
47#define CONFIG_BAUDRATE 38400
48#define CONFIG_CONS_SCIF1 1
49#define BOARD_LATE_INIT 1
50
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090051#define CONFIG_BOOTDELAY -1
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090052#define CONFIG_BOOTARGS "console=ttySC0,38400"
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090053#define CONFIG_ENV_OVERWRITE 1
54
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090055/* SDRAM */
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090056#define CFG_SDRAM_BASE (0x8C000000)
57#define CFG_SDRAM_SIZE (64 * 1024 * 1024)
58
Wolfgang Denk0a5c2142007-12-27 01:52:50 +010059#define CFG_LONGHELP
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090060#define CFG_PROMPT "=> "
61#define CFG_CBSIZE 256
62#define CFG_PBSIZE 256
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090063#define CFG_MAXARGS 16
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090064#define CFG_BARGSIZE 512
65/* List of legal baudrate settings for this board */
66#define CFG_BAUDRATE_TABLE { 115200, 57600, 38400, 19200, 9600 }
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090067
68#define CFG_MEMTEST_START (CFG_SDRAM_BASE)
69#define CFG_MEMTEST_END (TEXT_BASE - 0x100000)
70
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090071/* NOR Flash */
72/* #define CFG_FLASH_BASE (0xA1000000)*/
73#define CFG_FLASH_BASE (0xA0000000)
Wolfgang Denk0a5c2142007-12-27 01:52:50 +010074#define CFG_MAX_FLASH_BANKS (1) /* Max number of
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090075 * Flash memory banks
76 */
77#define CFG_MAX_FLASH_SECT 142
78#define CFG_FLASH_BANKS_LIST { CFG_FLASH_BASE }
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090079
80#define CFG_LOAD_ADDR (CFG_SDRAM_BASE + 4 * 1024 * 1024)
81#define CFG_MONITOR_BASE (CFG_FLASH_BASE) /* Address of u-boot image in Flash */
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090082#define CFG_MONITOR_LEN (128 * 1024)
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090083#define CFG_MALLOC_LEN (256 * 1024) /* Size of DRAM reserved for malloc() use */
84
85#define CFG_GBL_DATA_SIZE (256) /* size in bytes reserved for initial data */
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +090086#define CFG_BOOTMAPSZ (8 * 1024 * 1024)
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090087#define CFG_RX_ETH_BUFFER (8)
88
89#define CFG_FLASH_CFI
90#define CFG_FLASH_CFI_DRIVER
91#undef CFG_FLASH_CFI_BROKEN_TABLE
92#undef CFG_FLASH_QUIET_TEST
93#define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
94
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +090095
96#define CFG_ENV_IS_IN_FLASH
97#define CFG_ENV_SECT_SIZE 0x20000
98#define CFG_ENV_SIZE (CFG_ENV_SECT_SIZE)
99#define CFG_ENV_ADDR (CFG_MONITOR_BASE + CFG_MONITOR_LEN)
100#define CFG_FLASH_ERASE_TOUT 120000
101#define CFG_FLASH_WRITE_TOUT 500
102
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +0900103/* Board Clock */
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +0900104#define CONFIG_SYS_CLK_FREQ 33333333
105#define TMU_CLK_DIVIDER 4
106#define CFG_HZ (CONFIG_SYS_CLK_FREQ / TMU_CLK_DIVIDER)
Nobuhiro Iwamatsu45254852007-05-13 21:01:03 +0900107
Nobuhiro Iwamatsuf2527452007-09-23 02:19:24 +0900108#endif /* __MS7750SE_H */