Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / d4b57ec1d154916492fefd33ded0b3c2a7daff00 / . / arch / powerpc / cpu / mpc85xx / t1040_serdes.c
blob: 2033ebbaa5e65f59bea7500759449bb15629a913 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1// SPDX-License-Identifier: GPL-2.0+
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]2/*
3 * Copyright 2012 Freescale Semiconductor, Inc.
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]4 */
5
Tom Rinidee15a92024-04-30 20:40:48 -0600[diff] [blame]6#include <linux/kernel.h>
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]7#include <asm/fsl_serdes.h>
8#include <asm/processor.h>
9#include <asm/io.h>
Tom Rinidee15a92024-04-30 20:40:48 -0600[diff] [blame]10#include <asm/ppc.h>
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]11
Prabhakar Kushwaha3e5ce1c2014-01-24 17:51:50 +0530[diff] [blame]12
13static u8 serdes_cfg_tbl[][SRDS_MAX_LANES] = {
14 [0x00] = {PCIE1, PCIE1, PCIE1, PCIE1,
15 PCIE2, PCIE2, PCIE2, PCIE2},
16 [0x06] = {PCIE1, PCIE1, PCIE1, PCIE1,
17 PCIE2, PCIE3, PCIE4, SATA1},
18 [0x08] = {PCIE1, PCIE1, PCIE1, PCIE1,
19 PCIE2, PCIE3, SATA2, SATA1},
20 [0x40] = {PCIE1, PCIE1, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
21 PCIE2, PCIE2, PCIE2, PCIE2},
22 [0x60] = {PCIE1, SGMII_FM1_DTSEC3, QSGMII_SW1_A, QSGMII_SW1_B,
23 PCIE2, PCIE2, PCIE2, PCIE2},
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]24 [0x66] = {PCIE1, SGMII_FM1_DTSEC3, QSGMII_SW1_A, QSGMII_SW1_B,
25 PCIE2, PCIE3, PCIE4, SATA1},
26 [0x67] = {PCIE1, SGMII_FM1_DTSEC3, QSGMII_SW1_A, QSGMII_SW1_B,
27 PCIE2, PCIE3, PCIE4, SGMII_FM1_DTSEC5},
Prabhakar Kushwaha3e5ce1c2014-01-24 17:51:50 +0530[diff] [blame]28 [0x69] = {PCIE1, SGMII_FM1_DTSEC3, QSGMII_SW1_A, QSGMII_SW1_B,
29 PCIE2, PCIE3, SGMII_FM1_DTSEC4, SATA1},
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]30 [0x86] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
31 PCIE2, PCIE3, PCIE4, SATA1},
Prabhakar Kushwaha3e5ce1c2014-01-24 17:51:50 +0530[diff] [blame]32 [0x85] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
33 PCIE2, PCIE2, SGMII_FM1_DTSEC4, SGMII_FM1_DTSEC5},
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]34 [0x87] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
35 PCIE2, PCIE3, PCIE4, SGMII_FM1_DTSEC5},
Codrin Ciubotariud3904782015-01-12 14:08:31 +0200[diff] [blame]36 [0x89] = {PCIE1, SGMII_SW1_MAC3, SGMII_SW1_MAC1, SGMII_SW1_MAC2,
37 PCIE2, PCIE3, SGMII_SW1_MAC4, SATA1},
38 [0x8D] = {PCIE1, SGMII_SW1_MAC3, SGMII_SW1_MAC1, SGMII_SW1_MAC2,
39 PCIE2, SGMII_SW1_MAC6, SGMII_SW1_MAC4, SGMII_SW1_MAC5},
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]40 [0x8F] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
41 AURORA, NONE, SGMII_FM1_DTSEC4, SGMII_FM1_DTSEC5},
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]42 [0xA5] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
43 PCIE2, PCIE2, SGMII_FM1_DTSEC4, SGMII_FM1_DTSEC5},
Prabhakar Kushwaha3e5ce1c2014-01-24 17:51:50 +0530[diff] [blame]44 [0xA7] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
45 PCIE2, PCIE3, PCIE4, SGMII_FM1_DTSEC5},
46 [0xAA] = {PCIE1, SGMII_FM1_DTSEC3, SGMII_FM1_DTSEC1, SGMII_FM1_DTSEC2,
47 PCIE2, PCIE3, SGMII_FM1_DTSEC4, SGMII_FM1_DTSEC5},
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]48};
49
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]50enum srds_prtcl serdes_get_prtcl(int serdes, int cfg, int lane)
51{
Prabhakar Kushwaha3e5ce1c2014-01-24 17:51:50 +0530[diff] [blame]52 return serdes_cfg_tbl[cfg][lane];
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]53}
54
55int is_serdes_prtcl_valid(int serdes, u32 prtcl)
56{
57 int i;
58
Prabhakar Kushwaha3e5ce1c2014-01-24 17:51:50 +0530[diff] [blame]59 if (prtcl >= ARRAY_SIZE(serdes_cfg_tbl))
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]60 return 0;
61
62 for (i = 0; i < SRDS_MAX_LANES; i++) {
Prabhakar Kushwaha3e5ce1c2014-01-24 17:51:50 +0530[diff] [blame]63 if (serdes_cfg_tbl[prtcl][i] != NONE)
York Sun46571362013-03-25 07:40:06 +0000[diff] [blame]64 return 1;
65 }
66
67 return 0;
68}