blob: bd57baa808ff1c4f76735ec7c6555097b3b11aa2 [file] [log] [blame]
Stefano Babicf02e6972011-01-20 08:05:15 +00001/*
2 * (C) Copyright 2010, Stefano Babic <sbabic@denx.de>
3 *
4 * (C) Copyright 2008-2010 Freescale Semiconductor, Inc.
5 *
6 * Copyright (C) 2007, Guennadi Liakhovetski <lg@denx.de>
7 *
8 * Configuration for the MX35pdk Freescale board.
9 *
10 * This program is free software; you can redistribute it and/or
11 * modify it under the terms of the GNU General Public License as
12 * published by the Free Software Foundation; either version 2 of
13 * the License, or (at your option) any later version.
14 *
15 * This program is distributed in the hope that it will be useful,
16 * but WITHOUT ANY WARRANTY; without even the implied warranty of
17 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
18 * GNU General Public License for more details.
19 *
20 * You should have received a copy of the GNU General Public License
21 * along with this program; if not, write to the Free Software
22 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
23 * MA 02111-1307 USA
24 */
25
26#ifndef __CONFIG_H
27#define __CONFIG_H
28
29#include <asm/arch/imx-regs.h>
30
31 /* High Level Configuration Options */
32#define CONFIG_ARM1136 /* This is an arm1136 CPU core */
33#define CONFIG_MX35
34#define CONFIG_MX35_HCLK_FREQ 24000000
35
36#define CONFIG_DISPLAY_CPUINFO
Stefano Babicf02e6972011-01-20 08:05:15 +000037
38/* Set TEXT at the beginning of the NOR flash */
39#define CONFIG_SYS_TEXT_BASE 0xA0000000
Stefano Babic4604aae2012-04-01 03:23:01 +000040#define CONFIG_SYS_CACHELINE_SIZE 32
Stefano Babicf02e6972011-01-20 08:05:15 +000041
Stefano Babicf02e6972011-01-20 08:05:15 +000042#define CONFIG_BOARD_EARLY_INIT_F
Helmut Raigerd5a184b2011-10-20 04:19:47 +000043#define CONFIG_BOARD_LATE_INIT
Stefano Babicf02e6972011-01-20 08:05:15 +000044
45#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
46#define CONFIG_REVISION_TAG
47#define CONFIG_SETUP_MEMORY_TAGS
48#define CONFIG_INITRD_TAG
49
50/*
51 * Size of malloc() pool
52 */
53#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 1024 * 1024)
54
55/*
56 * Hardware drivers
57 */
58#define CONFIG_HARD_I2C
59#define CONFIG_I2C_MXC
60#define CONFIG_SYS_I2C_MX35_PORT1
61#define CONFIG_SYS_I2C_SPEED 100000
62#define CONFIG_SYS_I2C_SLAVE 0xfe
63#define CONFIG_MXC_SPI
Stefano Babic560c1bc2011-08-21 11:00:32 +020064#define CONFIG_MXC_GPIO
Stefano Babicf02e6972011-01-20 08:05:15 +000065
66
67/*
68 * PMIC Configs
69 */
Stefano Babic55615742011-10-06 21:07:42 +020070#define CONFIG_PMIC
71#define CONFIG_PMIC_I2C
72#define CONFIG_PMIC_FSL
Stefano Babicf02e6972011-01-20 08:05:15 +000073#define CONFIG_SYS_FSL_PMIC_I2C_ADDR 0x08
Fabio Estevam69517dc2011-10-25 01:35:37 +000074#define CONFIG_RTC_MC13XXX
Stefano Babicf02e6972011-01-20 08:05:15 +000075
76/*
77 * MFD MC9SDZ60
78 */
79#define CONFIG_FSL_MC9SDZ60
80#define CONFIG_SYS_FSL_MC9SDZ60_I2C_ADDR 0x69
81
82/*
83 * UART (console)
84 */
85#define CONFIG_MXC_UART
Stefano Babic1ca47d92011-11-22 15:22:39 +010086#define CONFIG_MXC_UART_BASE UART1_BASE
Stefano Babicf02e6972011-01-20 08:05:15 +000087
88/* allow to overwrite serial and ethaddr */
89#define CONFIG_ENV_OVERWRITE
90#define CONFIG_CONS_INDEX 1
91#define CONFIG_BAUDRATE 115200
92#define CONFIG_SYS_BAUDRATE_TABLE {9600, 19200, 38400, 57600, 115200}
93
94/*
95 * Command definition
96 */
97
98#include <config_cmd_default.h>
99
100#define CONFIG_CMD_PING
101#define CONFIG_CMD_DHCP
102#define CONFIG_BOOTP_SUBNETMASK
103#define CONFIG_BOOTP_GATEWAY
104#define CONFIG_BOOTP_DNS
105
106#define CONFIG_CMD_NAND
Stefano Babic4604aae2012-04-01 03:23:01 +0000107#define CONFIG_CMD_CACHE
Stefano Babicf02e6972011-01-20 08:05:15 +0000108
109#define CONFIG_CMD_I2C
110#define CONFIG_CMD_SPI
111#define CONFIG_CMD_MII
112#define CONFIG_CMD_NET
113#define CONFIG_NET_RETRY_COUNT 100
Fabio Estevam69517dc2011-10-25 01:35:37 +0000114#define CONFIG_CMD_DATE
Stefano Babicf02e6972011-01-20 08:05:15 +0000115
116#define CONFIG_BOOTDELAY 3
117
118#define CONFIG_LOADADDR 0x80800000 /* loadaddr env var */
119
120/*
121 * Ethernet on the debug board (SMC911)
122 */
123#define CONFIG_SMC911X
124#define CONFIG_SMC911X_16_BIT 1
125#define CONFIG_SMC911X_BASE CS5_BASE_ADDR
126
127#define CONFIG_HAS_ETH1
Stefano Babicf02e6972011-01-20 08:05:15 +0000128#define CONFIG_ETHPRIME
129
130/*
131 * Ethernet on SOC (FEC)
132 */
133#define CONFIG_FEC_MXC
134#define IMX_FEC_BASE FEC_BASE_ADDR
135#define CONFIG_FEC_MXC_PHYADDR 0x1F
136
137#define CONFIG_MII
138#define CONFIG_DISCOVER_PHY
139
140#define CONFIG_ARP_TIMEOUT 200UL
141
142/*
143 * Miscellaneous configurable options
144 */
145#define CONFIG_SYS_LONGHELP /* undef to save memory */
146#define CONFIG_SYS_PROMPT "MX35 U-Boot > "
147#define CONFIG_CMDLINE_EDITING
148#define CONFIG_SYS_HUSH_PARSER /* Use the HUSH parser */
149#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
150
151#define CONFIG_AUTO_COMPLETE
152#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
153/* Print Buffer Size */
154#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
155#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
156#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
157
158#define CONFIG_SYS_MEMTEST_START 0 /* memtest works on */
159#define CONFIG_SYS_MEMTEST_END 0x10000
160
161#undef CONFIG_SYS_CLKS_IN_HZ /* everything, incl board info, in Hz */
162
163#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
164
165#define CONFIG_SYS_HZ 1000
166
167
168/*
169 * Stack sizes
170 *
171 * The stack sizes are set up in start.S using the settings below
172 */
173#define CONFIG_STACKSIZE (128 * 1024) /* regular stack */
174
175/*
176 * Physical Memory Map
177 */
Stefano Babic19edc942011-08-02 14:42:36 +0200178#define CONFIG_NR_DRAM_BANKS 2
Stefano Babicf02e6972011-01-20 08:05:15 +0000179#define PHYS_SDRAM_1 CSD0_BASE_ADDR
180#define PHYS_SDRAM_1_SIZE (128 * 1024 * 1024)
Stefano Babic19edc942011-08-02 14:42:36 +0200181#define PHYS_SDRAM_2 CSD1_BASE_ADDR
182#define PHYS_SDRAM_2_SIZE (128 * 1024 * 1024)
Stefano Babicf02e6972011-01-20 08:05:15 +0000183
184#define CONFIG_SYS_SDRAM_BASE CSD0_BASE_ADDR
185#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR + 0x10000)
186#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE / 2)
187#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - \
188 GENERATED_GBL_DATA_SIZE)
189#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
190 CONFIG_SYS_GBL_DATA_OFFSET)
191
192/*
193 * MTD Command for mtdparts
194 */
195#define CONFIG_CMD_MTDPARTS
196#define CONFIG_MTD_DEVICE
197#define CONFIG_FLASH_CFI_MTD
198#define CONFIG_MTD_PARTITIONS
199#define MTDIDS_DEFAULT "nand0=mxc_nand,nor0=physmap-flash.0"
200#define MTDPARTS_DEFAULT "mtdparts=mxc_nand:1m(boot),5m(linux)," \
201 "96m(root),8m(cfg),1938m(user);" \
202 "physmap-flash.0:512k(b),4m(k),30m(u),28m(r)"
203
204/*
205 * FLASH and environment organization
206 */
207#define CONFIG_SYS_FLASH_BASE CS0_BASE_ADDR
208#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
209#define CONFIG_SYS_MAX_FLASH_SECT 512 /* max number of sectors on one chip */
210/* Monitor at beginning of flash */
211#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
212#define CONFIG_SYS_MONITOR_LEN (512 * 1024)
213
214#define CONFIG_ENV_SECT_SIZE (128 * 1024)
215#define CONFIG_ENV_SIZE CONFIG_ENV_SECT_SIZE
216
217/* Address and size of Redundant Environment Sector */
218#define CONFIG_ENV_OFFSET_REDUND (CONFIG_ENV_OFFSET + CONFIG_ENV_SIZE)
219#define CONFIG_ENV_SIZE_REDUND CONFIG_ENV_SIZE
220
221#define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE + \
222 CONFIG_SYS_MONITOR_LEN)
223
224#define CONFIG_ENV_IS_IN_FLASH
225
226#if defined(CONFIG_FSL_ENV_IN_NAND)
227 #define CONFIG_ENV_IS_IN_NAND
228 #define CONFIG_ENV_OFFSET (1024 * 1024)
229#endif
230
231/*
232 * CFI FLASH driver setup
233 */
234#define CONFIG_SYS_FLASH_CFI /* Flash memory is CFI compliant */
235#define CONFIG_FLASH_CFI_DRIVER
236
237/* A non-standard buffered write algorithm */
238#define CONFIG_FLASH_SPANSION_S29WS_N
239#define CONFIG_SYS_FLASH_USE_BUFFER_WRITE /* faster */
240#define CONFIG_SYS_FLASH_PROTECTION /* Use hardware sector protection */
241
242/*
243 * NAND FLASH driver setup
244 */
245#define CONFIG_NAND_MXC
246#define CONFIG_NAND_MXC_V1_1
247#define CONFIG_MXC_NAND_REGS_BASE (NFC_BASE_ADDR)
248#define CONFIG_SYS_MAX_NAND_DEVICE 1
249#define CONFIG_SYS_NAND_BASE (NFC_BASE_ADDR)
250#define CONFIG_MXC_NAND_HWECC
251#define CONFIG_SYS_NAND_LARGEPAGE
252
253/*
254 * Default environment and default scripts
255 * to update uboot and load kernel
256 */
257#define xstr(s) str(s)
258#define str(s) #s
259
260#define CONFIG_HOSTNAME "mx35pdk"
261#define CONFIG_EXTRA_ENV_SETTINGS \
262 "netdev=eth1\0" \
263 "ethprime=smc911x\0" \
264 "nfsargs=setenv bootargs root=/dev/nfs rw " \
265 "nfsroot=${serverip}:${rootpath}\0" \
266 "ramargs=setenv bootargs root=/dev/ram rw\0" \
267 "addip_sta=setenv bootargs ${bootargs} " \
268 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
269 ":${hostname}:${netdev}:off panic=1\0" \
270 "addip_dyn=setenv bootargs ${bootargs} ip=dhcp\0" \
271 "addip=if test -n ${ipdyn};then run addip_dyn;" \
272 "else run addip_sta;fi\0" \
273 "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
274 "addtty=setenv bootargs ${bootargs}" \
275 " console=ttymxc0,${baudrate}\0" \
276 "addmisc=setenv bootargs ${bootargs} ${misc}\0" \
277 "loadaddr=80800000\0" \
278 "kernel_addr_r=80800000\0" \
279 "hostname=" xstr(CONFIG_HOSTNAME) "\0" \
280 "bootfile=" xstr(CONFIG_HOSTNAME) "/uImage\0" \
281 "ramdisk_file=" xstr(CONFIG_HOSTNAME) "/uRamdisk\0" \
282 "flash_self=run ramargs addip addtty addmtd addmisc;" \
283 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
284 "flash_nfs=run nfsargs addip addtty addmtd addmisc;" \
285 "bootm ${kernel_addr}\0" \
286 "net_nfs=tftp ${kernel_addr_r} ${bootfile}; " \
287 "run nfsargs addip addtty addmtd addmisc;" \
288 "bootm ${kernel_addr_r}\0" \
289 "net_self_load=tftp ${kernel_addr_r} ${bootfile};" \
290 "tftp ${ramdisk_addr_r} ${ramdisk_file};\0" \
291 "u-boot=" xstr(CONFIG_HOSTNAME) "/u-boot.bin\0" \
292 "load=tftp ${loadaddr} ${u-boot}\0" \
293 "uboot_addr=" xstr(CONFIG_SYS_MONITOR_BASE) "\0" \
294 "update=protect off ${uboot_addr} +40000;" \
295 "erase ${uboot_addr} +40000;" \
296 "cp.b ${loadaddr} ${uboot_addr} ${filesize}\0" \
297 "upd=if run load;then echo Updating u-boot;if run update;" \
298 "then echo U-Boot updated;" \
299 "else echo Error updating u-boot !;" \
300 "echo Board without bootloader !!;" \
301 "fi;" \
302 "else echo U-Boot not downloaded..exiting;fi\0" \
303 "bootcmd=run net_nfs\0"
304
305#endif /* __CONFIG_H */