blob: 5979340ac8a72082bf5b1fbbb956f5d4009dfaa0 [file] [log] [blame]
Dirk Behmea1aa39c2008-12-14 09:47:12 +01001/*
2 * (C) Copyright 2004-2008
3 * Texas Instruments, <www.ti.com>
4 * Richard Woodruff <r-woodruff2@ti.com>
5 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02006 * SPDX-License-Identifier: GPL-2.0+
7 */
Dirk Behmea1aa39c2008-12-14 09:47:12 +01008#ifndef _SYS_PROTO_H_
9#define _SYS_PROTO_H_
pekon gupta5bbb0992013-11-22 16:53:29 +053010#include <linux/mtd/omap_gpmc.h>
Nishanth Menon739b98f2014-03-28 11:00:06 -050011#include <asm/omap_common.h>
Dirk Behmea1aa39c2008-12-14 09:47:12 +010012
13typedef struct {
Dirk Behmea1aa39c2008-12-14 09:47:12 +010014 u32 mtype;
Dirk Behmea1aa39c2008-12-14 09:47:12 +010015 char *board_string;
16 char *nand_string;
17} omap3_sysinfo;
18
Aneesh Vd16dd012011-06-16 23:30:53 +000019struct emu_hal_params {
20 u32 num_params;
21 u32 param1;
22};
23
Peter Baradaedb5c2f2012-11-13 07:40:28 +000024/* Board SDRC timing values */
25struct board_sdrc_timings {
Albert ARIBAUD \(3ADEV\)70988eb2015-01-16 09:09:48 +010026 u32 sharing;
Peter Baradaedb5c2f2012-11-13 07:40:28 +000027 u32 mcfg;
28 u32 ctrla;
29 u32 ctrlb;
30 u32 rfr_ctrl;
31 u32 mr;
32};
33
Dirk Behmea1aa39c2008-12-14 09:47:12 +010034void prcm_init(void);
35void per_clocks_enable(void);
Govindraj.R3968a6a2012-02-06 03:55:35 +000036void ehci_clocks_enable(void);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010037
38void memif_init(void);
39void sdrc_init(void);
40void do_sdrc_init(u32, u32);
Peter Baradaedb5c2f2012-11-13 07:40:28 +000041
42void get_board_mem_timings(struct board_sdrc_timings *timings);
Ladislav Michl4852b352016-07-12 20:28:15 +020043int identify_nand_chip(int *mfr, int *id);
Vaibhav Hiremath598f7022010-06-07 15:20:53 -040044void emif4_init(void);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010045void gpmc_init(void);
Ladislav Michld5b1c272016-07-12 20:28:16 +020046void enable_gpmc_cs_config(const u32 *gpmc_config, const struct gpmc_cs *cs,
47 u32 base, u32 size);
Ladislav Michl446e94a2016-07-12 20:28:17 +020048void set_gpmc_cs0(int flash_type);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010049
50void watchdog_init(void);
51void set_muxconf_regs(void);
52
Steve Sakomanad74ace2010-08-17 14:39:34 -070053u32 get_cpu_family(void);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010054u32 get_cpu_rev(void);
Steve Sakomanad74ace2010-08-17 14:39:34 -070055u32 get_sku_id(void);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010056u32 is_gpmc_muxed(void);
57u32 get_gpmc0_type(void);
58u32 get_gpmc0_width(void);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010059u32 is_running_in_sdram(void);
60u32 is_running_in_sram(void);
61u32 is_running_in_flash(void);
62u32 get_device_type(void);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010063void secureworld_exit(void);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010064void try_unlock_memory(void);
65u32 get_boot_type(void);
Tom Rix096b9c22009-09-10 15:27:57 -040066void invalidate_dcache(u32);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010067u32 wait_on_value(u32, u32, void *, u32);
Jeroen Hofstee2b562202014-10-08 22:57:57 +020068void cancel_out(u32 *num, u32 *den, u32 den_limit);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010069void sdelay(unsigned long);
70void make_cs1_contiguous(void);
Andreas Bießmann1e4eccf2013-04-04 23:52:50 +000071void omap_nand_switch_ecc(uint32_t, uint32_t);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010072void power_init_r(void);
Aneesh Vd16dd012011-06-16 23:30:53 +000073void do_omap3_emu_romcode_call(u32 service_id, u32 parameters);
Nishanth Menon53fee1e2015-03-09 17:12:09 -050074void omap3_set_aux_cr_secure(u32 acr);
Lokesh Vutlae89f1542012-05-29 19:26:41 +000075u32 warm_reset(void);
Paul Kocialkowskid5b76242015-07-15 16:02:19 +020076
77void save_omap_boot_params(void);
Dirk Behmea1aa39c2008-12-14 09:47:12 +010078#endif