blob: 3a62e9d6330b7b326cfd570a95e9f7f9d238116e [file] [log] [blame]
Dirk Behme7b84a7b2009-01-28 21:39:58 +01001/*
2 * (C) Copyright 2008
3 * Grazvydas Ignotas <notasas@gmail.com>
4 *
5 * Derived from Beagle Board, 3430 SDP, and OMAP3EVM code by
6 * Richard Woodruff <r-woodruff2@ti.com>
7 * Syed Mohammed Khasim <khasim@ti.com>
8 * Sunil Kumar <sunilsaini05@gmail.com>
9 * Shashi Ranjan <shashiranjanmca05@gmail.com>
10 *
11 * (C) Copyright 2004-2008
12 * Texas Instruments, <www.ti.com>
13 *
14 * See file CREDITS for list of people who contributed to this
15 * project.
16 *
17 * This program is free software; you can redistribute it and/or
18 * modify it under the terms of the GNU General Public License as
19 * published by the Free Software Foundation; either version 2 of
20 * the License, or (at your option) any later version.
21 *
22 * This program is distributed in the hope that it will be useful,
23 * but WITHOUT ANY WARRANTY; without even the implied warranty of
24 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
25 * GNU General Public License for more details.
26 *
27 * You should have received a copy of the GNU General Public License
28 * along with this program; if not, write to the Free Software
29 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
30 * MA 02111-1307 USA
31 */
32#include <common.h>
Tom Rix0f2a8042009-06-28 12:52:30 -050033#include <twl4030.h>
Dirk Behme7b84a7b2009-01-28 21:39:58 +010034#include <asm/io.h>
Grazvydas Ignotas43d95382012-03-22 13:49:22 +000035#include <asm/gpio.h>
Tom Rini83922512011-09-03 21:51:25 -040036#include <asm/arch/mmc_host_def.h>
Dirk Behme7b84a7b2009-01-28 21:39:58 +010037#include <asm/arch/mux.h>
Aneesh V1843eca2011-07-31 20:30:53 +000038#include <asm/arch/gpio.h>
Dirk Behme7b84a7b2009-01-28 21:39:58 +010039#include <asm/arch/sys_proto.h>
40#include <asm/mach-types.h>
41#include "pandora.h"
42
John Rigby0d21ed02010-12-20 18:27:51 -070043DECLARE_GLOBAL_DATA_PTR;
44
Grazvydas Ignotas09a22512010-06-08 17:19:22 -040045#define TWL4030_BB_CFG_BBCHEN (1 << 4)
46#define TWL4030_BB_CFG_BBSEL_3200MV (3 << 2)
47#define TWL4030_BB_CFG_BBISEL_500UA 2
48
Grazvydas Ignotas43d95382012-03-22 13:49:22 +000049#define CONTROL_WKUP_CTRL 0x48002a5c
50#define GPIO_IO_PWRDNZ (1 << 6)
51#define PBIASLITEVMODE1 (1 << 8)
52
Tom Rix558bb832009-04-01 22:02:20 -050053/*
Dirk Behme7b84a7b2009-01-28 21:39:58 +010054 * Routine: board_init
55 * Description: Early hardware init.
Tom Rix558bb832009-04-01 22:02:20 -050056 */
Dirk Behme7b84a7b2009-01-28 21:39:58 +010057int board_init(void)
58{
Dirk Behme7b84a7b2009-01-28 21:39:58 +010059 gpmc_init(); /* in SRAM or SDRAM, finish GPMC */
60 /* board id for Linux */
61 gd->bd->bi_arch_number = MACH_TYPE_OMAP3_PANDORA;
62 /* boot param addr */
63 gd->bd->bi_boot_params = (OMAP34XX_SDRC_CS0 + 0x100);
64
65 return 0;
66}
67
Grazvydas Ignotas43d95382012-03-22 13:49:22 +000068static void set_output_gpio(unsigned int gpio, int value)
69{
70 int ret;
71
72 ret = gpio_request(gpio, "");
73 if (ret != 0) {
74 printf("could not request GPIO %u\n", gpio);
75 return;
76 }
77 ret = gpio_direction_output(gpio, value);
78 if (ret != 0)
79 printf("could not set GPIO %u to %d\n", gpio, value);
80}
81
Tom Rix558bb832009-04-01 22:02:20 -050082/*
Dirk Behme7b84a7b2009-01-28 21:39:58 +010083 * Routine: misc_init_r
84 * Description: Configure board specific parts
Tom Rix558bb832009-04-01 22:02:20 -050085 */
Dirk Behme7b84a7b2009-01-28 21:39:58 +010086int misc_init_r(void)
87{
Grazvydas Ignotas43d95382012-03-22 13:49:22 +000088 t2_t *t2_base = (t2_t *)T2_BASE;
89 u32 pbias_lite;
Dirk Behme7b84a7b2009-01-28 21:39:58 +010090
Grazvydas Ignotas17887bf2009-12-10 17:10:21 +020091 twl4030_led_init(TWL4030_LED_LEDEN_LEDBON);
Dirk Behme7b84a7b2009-01-28 21:39:58 +010092
Grazvydas Ignotas43d95382012-03-22 13:49:22 +000093 /* set up dual-voltage GPIOs to 1.8V */
94 pbias_lite = readl(&t2_base->pbias_lite);
95 pbias_lite &= ~PBIASLITEVMODE1;
96 pbias_lite |= PBIASLITEPWRDNZ1;
97 writel(pbias_lite, &t2_base->pbias_lite);
98 if (get_cpu_family() == CPU_OMAP36XX)
99 writel(readl(CONTROL_WKUP_CTRL) | GPIO_IO_PWRDNZ,
100 CONTROL_WKUP_CTRL);
101
102 /* make sure audio and BT chips are in powerdown state */
103 set_output_gpio(14, 0);
104 set_output_gpio(15, 0);
105 set_output_gpio(118, 0);
106
107 /* enable USB supply */
108 set_output_gpio(164, 1);
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100109
Grazvydas Ignotas43d95382012-03-22 13:49:22 +0000110 /* wifi needs a short pulse to enter powersave state */
111 set_output_gpio(23, 1);
112 udelay(5000);
113 gpio_direction_output(23, 0);
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100114
Grazvydas Ignotas09a22512010-06-08 17:19:22 -0400115 /* Enable battery backup capacitor (3.2V, 0.5mA charge current) */
116 twl4030_i2c_write_u8(TWL4030_CHIP_PM_RECEIVER,
117 TWL4030_BB_CFG_BBCHEN | TWL4030_BB_CFG_BBSEL_3200MV |
118 TWL4030_BB_CFG_BBISEL_500UA, TWL4030_PM_RECEIVER_BB_CFG);
119
Dirk Behme12dbcf62009-03-12 19:30:50 +0100120 dieid_num_r();
121
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100122 return 0;
123}
124
Tom Rix558bb832009-04-01 22:02:20 -0500125/*
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100126 * Routine: set_muxconf_regs
127 * Description: Setting up the configuration Mux registers specific to the
128 * hardware. Many pins need to be moved from protect to primary
129 * mode.
Tom Rix558bb832009-04-01 22:02:20 -0500130 */
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100131void set_muxconf_regs(void)
132{
133 MUX_PANDORA();
Grazvydas Ignotasb5f9c3f2012-03-22 13:49:21 +0000134 if (get_cpu_family() == CPU_OMAP36XX) {
135 MUX_PANDORA_3730();
136 }
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100137}
Tom Rini83922512011-09-03 21:51:25 -0400138
139#ifdef CONFIG_GENERIC_MMC
140int board_mmc_init(bd_t *bis)
141{
Jonathan Solnita9b05562012-02-24 11:30:18 +0000142 omap_mmc_init(0, 0, 0);
Tom Rini83922512011-09-03 21:51:25 -0400143 return 0;
144}
145#endif