Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / d0f8b69257e214e8041f39ce2107968a038f362b / . / include / configs / devkit3250.h
blob: 15160db276d74aab438e9b5b9ad2b8a6da5abb46 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -0400[diff] [blame]1/* SPDX-License-Identifier: GPL-2.0+ */
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]2/*
3 * Embest/Timll DevKit3250 board configuration file
4 *
Vladimir Zapolskiy3704e432015-07-18 01:47:10 +0300[diff] [blame]5 * Copyright (C) 2011-2015 Vladimir Zapolskiy <vz@mleia.com>
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]6 */
7
8#ifndef __CONFIG_DEVKIT3250_H__
9#define __CONFIG_DEVKIT3250_H__
10
11/* SoC and board defines */
Alexey Brodkin267d8e22014-02-26 17:47:58 +0400[diff] [blame]12#include <linux/sizes.h>
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]13#include <asm/arch/cpu.h>
14
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]15/*
16 * Memory configurations
17 */
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]18#define CONFIG_SYS_SDRAM_BASE EMC_DYCS0_BASE
19#define CONFIG_SYS_SDRAM_SIZE SZ_64M
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]20
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]21/*
Vladimir Zapolskiy936c2002015-12-19 23:41:23 +0200[diff] [blame]22 * DMA
23 */
Vladimir Zapolskiy936c2002015-12-19 23:41:23 +0200[diff] [blame]24
25/*
Vladimir Zapolskiy3704e432015-07-18 01:47:10 +0300[diff] [blame]26 * GPIO
27 */
Vladimir Zapolskiy3704e432015-07-18 01:47:10 +0300[diff] [blame]28
29/*
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]30 * NOR Flash
31 */
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]32#define CONFIG_SYS_MAX_FLASH_SECT 71
33#define CONFIG_SYS_FLASH_BASE EMC_CS0_BASE
34#define CONFIG_SYS_FLASH_SIZE SZ_4M
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]35
36/*
Vladimir Zapolskiy3704e432015-07-18 01:47:10 +0300[diff] [blame]37 * NAND controller
38 */
Vladimir Zapolskiy3704e432015-07-18 01:47:10 +0300[diff] [blame]39#define CONFIG_SYS_NAND_BASE SLC_NAND_BASE
40#define CONFIG_SYS_MAX_NAND_DEVICE 1
41#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE }
42
43/*
44 * NAND chip timings
45 */
46#define CONFIG_LPC32XX_NAND_SLC_WDR_CLKS 14
47#define CONFIG_LPC32XX_NAND_SLC_WWIDTH 66666666
48#define CONFIG_LPC32XX_NAND_SLC_WHOLD 200000000
49#define CONFIG_LPC32XX_NAND_SLC_WSETUP 50000000
50#define CONFIG_LPC32XX_NAND_SLC_RDR_CLKS 14
51#define CONFIG_LPC32XX_NAND_SLC_RWIDTH 66666666
52#define CONFIG_LPC32XX_NAND_SLC_RHOLD 200000000
53#define CONFIG_LPC32XX_NAND_SLC_RSETUP 50000000
54
Vladimir Zapolskiy3704e432015-07-18 01:47:10 +0300[diff] [blame]55/*
Vladimir Zapolskiy936c2002015-12-19 23:41:23 +0200[diff] [blame]56 * USB
57 */
58#define CONFIG_USB_OHCI_LPC32XX
59#define CONFIG_USB_ISP1301_I2C_ADDR 0x2d
Vladimir Zapolskiy936c2002015-12-19 23:41:23 +0200[diff] [blame]60
61/*
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]62 * U-Boot General Configurations
63 */
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]64
Vladimir Zapolskiy3704e432015-07-18 01:47:10 +0300[diff] [blame]65/*
66 * Pass open firmware flat tree
67 */
Vladimir Zapolskiy3704e432015-07-18 01:47:10 +0300[diff] [blame]68
69/*
70 * Environment
71 */
Vladimir Zapolskiy3704e432015-07-18 01:47:10 +0300[diff] [blame]72
Vladimir Zapolskiy3704e432015-07-18 01:47:10 +0300[diff] [blame]73#define CONFIG_EXTRA_ENV_SETTINGS \
74 "autoload=no\0" \
75 "ethaddr=00:01:90:00:C0:81\0" \
76 "dtbaddr=0x81000000\0" \
77 "nfsroot=/opt/projects/images/vladimir/oe/devkit3250/rootfs\0" \
78 "tftpdir=vladimir/oe/devkit3250\0" \
79 "userargs=oops=panic\0"
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]80
81/*
82 * U-Boot Commands
83 */
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]84
Vladimir Zapolskiy89f86a22015-07-18 01:47:11 +0300[diff] [blame]85/* U-Boot will be 0x60000 bytes, loaded and run at CONFIG_SYS_TEXT_BASE */
Vladimir Zapolskiy89f86a22015-07-18 01:47:11 +0300[diff] [blame]86#define CONFIG_SYS_NAND_U_BOOT_SIZE 0x60000
87
88#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
89#define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
90
91/* See common/spl/spl.c spl_set_header_raw_uboot() */
92#define CONFIG_SYS_MONITOR_LEN CONFIG_SYS_NAND_U_BOOT_SIZE
93
94/*
Vladimir Zapolskiy3ed0fcf2012-04-19 04:33:10 +0000[diff] [blame]95 * Include SoC specific configuration
96 */
97#include <asm/arch/config.h>
98
99#endif /* __CONFIG_DEVKIT3250_H__*/