blob: 9130a1ff289e486a3abd3066a38bd298456c75a1 [file] [log] [blame]
wdenkc6097192002-11-03 00:24:07 +00001/*
2 * (C) Copyright 2000
3 * Rob Taylor, Flying Pig Systems. robt@flyingpig.com.
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
15 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
16 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24#include <config.h>
25
wdenkc6097192002-11-03 00:24:07 +000026#include <ns87308.h>
27
28void initialise_ns87308 (void)
29{
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020030#ifdef CONFIG_SYS_NS87308_PS2MOD
wdenkc6097192002-11-03 00:24:07 +000031 unsigned char data;
32
33 /*
34 * Switch floppy drive to PS/2 mode.
35 */
36 read_pnp_config(SUPOERIO_CONF1, &data);
37 data &= 0xFB;
38 write_pnp_config(SUPOERIO_CONF1, data);
39#endif
40
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020041#if (CONFIG_SYS_NS87308_DEVS & CONFIG_SYS_NS87308_KBC1)
42 PNP_SET_DEVICE_BASE(LDEV_KBC1, CONFIG_SYS_NS87308_KBC1_BASE);
wdenkc6097192002-11-03 00:24:07 +000043 write_pnp_config(LUN_CONFIG_REG, 0);
44 write_pnp_config(CBASE_HIGH, 0x00);
45 write_pnp_config(CBASE_LOW, 0x64);
46#endif
47
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020048#if (CONFIG_SYS_NS87308_DEVS & CONFIG_SYS_NS87308_MOUSE)
wdenkc6097192002-11-03 00:24:07 +000049 PNP_ACTIVATE_DEVICE(LDEV_MOUSE);
50#endif
51
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020052#if (CONFIG_SYS_NS87308_DEVS & CONFIG_SYS_NS87308_RTC_APC)
53 PNP_SET_DEVICE_BASE(LDEV_RTC_APC, CONFIG_SYS_NS87308_RTC_BASE);
wdenkc6097192002-11-03 00:24:07 +000054#endif
55
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020056#if (CONFIG_SYS_NS87308_DEVS & CONFIG_SYS_NS87308_FDC)
57 PNP_SET_DEVICE_BASE(LDEV_FDC, CONFIG_SYS_NS87308_FDC_BASE);
wdenkc6097192002-11-03 00:24:07 +000058 write_pnp_config(LUN_CONFIG_REG, 0x40);
59#endif
60
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020061#if (CONFIG_SYS_NS87308_DEVS & CONFIG_SYS_NS87308_RARP)
62 PNP_SET_DEVICE_BASE(LDEV_PARP, CONFIG_SYS_NS87308_LPT_BASE);
wdenkc6097192002-11-03 00:24:07 +000063#endif
64
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020065#if (CONFIG_SYS_NS87308_DEVS & CONFIG_SYS_NS87308_UART1)
66 PNP_SET_DEVICE_BASE(LDEV_UART1, CONFIG_SYS_NS87308_UART1_BASE);
wdenkc6097192002-11-03 00:24:07 +000067#endif
68
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020069#if (CONFIG_SYS_NS87308_DEVS & CONFIG_SYS_NS87308_UART2)
70 PNP_SET_DEVICE_BASE(LDEV_UART2, CONFIG_SYS_NS87308_UART2_BASE);
wdenkc6097192002-11-03 00:24:07 +000071#endif
72
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020073#if (CONFIG_SYS_NS87308_DEVS & CONFIG_SYS_NS87308_GPIO)
74 PNP_SET_DEVICE_BASE(LDEV_GPIO, CONFIG_SYS_NS87308_GPIO_BASE);
wdenkc6097192002-11-03 00:24:07 +000075#endif
76
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020077#if (CONFIG_SYS_NS87308_DEVS & CONFIG_SYS_NS87308_POWRMAN)
78#ifndef CONFIG_SYS_NS87308_PWMAN_BASE
wdenkc6097192002-11-03 00:24:07 +000079 PNP_ACTIVATE_DEVICE(LDEV_POWRMAN);
80#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020081 PNP_SET_DEVICE_BASE(LDEV_POWRMAN, CONFIG_SYS_NS87308_PWMAN_BASE);
wdenkc6097192002-11-03 00:24:07 +000082
83 /*
84 * Enable all units
85 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020086 write_pm_reg(CONFIG_SYS_NS87308_PWMAN_BASE, PWM_FER1, 0x7d);
87 write_pm_reg(CONFIG_SYS_NS87308_PWMAN_BASE, PWM_FER2, 0x87);
wdenkc6097192002-11-03 00:24:07 +000088
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020089#ifdef CONFIG_SYS_NS87308_PMC1
90 write_pm_reg(CONFIG_SYS_NS87308_PWMAN_BASE, PWM_PMC1, CONFIG_SYS_NS87308_PMC1);
wdenkc6097192002-11-03 00:24:07 +000091#endif
92
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020093#ifdef CONFIG_SYS_NS87308_PMC2
94 write_pm_reg(CONFIG_SYS_NS87308_PWMAN_BASE, PWM_PMC2, CONFIG_SYS_NS87308_PMC2);
wdenkc6097192002-11-03 00:24:07 +000095#endif
96
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020097#ifdef CONFIG_SYS_NS87308_PMC3
98 write_pm_reg(CONFIG_SYS_NS87308_PWMAN_BASE, PWM_PMC3, CONFIG_SYS_NS87308_PMC3);
wdenkc6097192002-11-03 00:24:07 +000099#endif
100#endif
101#endif
102
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200103#ifdef CONFIG_SYS_NS87308_CS0_BASE
104 PNP_PGCS_CSLINE_BASE(0, CONFIG_SYS_NS87308_CS0_BASE);
105 PNP_PGCS_CSLINE_CONF(0, CONFIG_SYS_NS87308_CS0_CONF);
wdenkc6097192002-11-03 00:24:07 +0000106#endif
107
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200108#ifdef CONFIG_SYS_NS87308_CS1_BASE
109 PNP_PGCS_CSLINE_BASE(1, CONFIG_SYS_NS87308_CS1_BASE);
110 PNP_PGCS_CSLINE_CONF(1, CONFIG_SYS_NS87308_CS1_CONF);
wdenkc6097192002-11-03 00:24:07 +0000111#endif
112
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200113#ifdef CONFIG_SYS_NS87308_CS2_BASE
114 PNP_PGCS_CSLINE_BASE(2, CONFIG_SYS_NS87308_CS2_BASE);
115 PNP_PGCS_CSLINE_CONF(2, CONFIG_SYS_NS87308_CS2_CONF);
wdenkc6097192002-11-03 00:24:07 +0000116#endif
117}