blob: 11981d6dd4ffc80f703834e8947f2cfb8ddc0b15 [file] [log] [blame]
Patrick Delaunay50599142018-07-09 15:17:19 +02001// SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
Patrick Delaunay06020d82018-03-12 10:46:17 +01002/*
3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved
4 * Author: Ludovic Barre <ludovic.barre@st.com> for STMicroelectronics.
5 */
Patrick Delaunay06020d82018-03-12 10:46:17 +01006/dts-v1/;
7
Patrick Delaunay50599142018-07-09 15:17:19 +02008#include "stm32mp157c.dtsi"
9#include "stm32mp157-pinctrl.dtsi"
Patrick Delaunay06020d82018-03-12 10:46:17 +010010#include <dt-bindings/gpio/gpio.h>
Patrick Delaunay91be5942019-02-04 11:26:16 +010011#include <dt-bindings/mfd/st,stpmic1.h>
Patrick Delaunay06020d82018-03-12 10:46:17 +010012
13/ {
Patrick Delaunay50599142018-07-09 15:17:19 +020014 model = "STMicroelectronics STM32MP157C eval daughter";
Patrick Delaunay06020d82018-03-12 10:46:17 +010015 compatible = "st,stm32mp157c-ed1", "st,stm32mp157";
16
17 chosen {
Patrice Chotard00442d02019-02-12 16:50:38 +010018 stdout-path = "serial0:115200n8";
Patrick Delaunay06020d82018-03-12 10:46:17 +010019 };
20
Patrick Delaunay50599142018-07-09 15:17:19 +020021 memory@c0000000 {
Patrick Delaunaya3705302019-07-11 11:15:28 +020022 device_type = "memory";
Patrick Delaunay06020d82018-03-12 10:46:17 +010023 reg = <0xC0000000 0x40000000>;
24 };
Patrice Chotardf6ef2292018-04-26 17:13:11 +020025
Patrice Chotard00442d02019-02-12 16:50:38 +010026 aliases {
27 serial0 = &uart4;
28 };
29
Patrice Chotardf6ef2292018-04-26 17:13:11 +020030 sd_switch: regulator-sd_switch {
31 compatible = "regulator-gpio";
32 regulator-name = "sd_switch";
33 regulator-min-microvolt = <1800000>;
34 regulator-max-microvolt = <2900000>;
35 regulator-type = "voltage";
36 regulator-always-on;
37
38 gpios = <&gpiof 14 GPIO_ACTIVE_HIGH>;
39 gpios-states = <0>;
40 states = <1800000 0x1 2900000 0x0>;
41 };
Patrick Delaunay06020d82018-03-12 10:46:17 +010042};
43
Patrick Delaunaya3705302019-07-11 11:15:28 +020044&dts {
Patrick Delaunay06020d82018-03-12 10:46:17 +010045 status = "okay";
Patrick Delaunay06020d82018-03-12 10:46:17 +010046};
47
48&i2c4 {
49 pinctrl-names = "default";
50 pinctrl-0 = <&i2c4_pins_a>;
51 i2c-scl-rising-time-ns = <185>;
52 i2c-scl-falling-time-ns = <20>;
53 status = "okay";
Patrick Delaunaya3705302019-07-11 11:15:28 +020054 /* spare dmas for other usage */
55 /delete-property/dmas;
56 /delete-property/dma-names;
Patrick Delaunay06020d82018-03-12 10:46:17 +010057
Patrick Delaunaya3705302019-07-11 11:15:28 +020058 pmic: stpmic@33 {
Patrick Delaunayd79218f2019-02-04 11:26:17 +010059 compatible = "st,stpmic1";
Patrick Delaunay06020d82018-03-12 10:46:17 +010060 reg = <0x33>;
Patrick Delaunaya3705302019-07-11 11:15:28 +020061 interrupts-extended = <&gpioa 0 IRQ_TYPE_EDGE_FALLING>;
Patrick Delaunay06020d82018-03-12 10:46:17 +010062 interrupt-controller;
63 #interrupt-cells = <2>;
64 status = "okay";
Patrice Chotardf6ef2292018-04-26 17:13:11 +020065
Patrice Chotardf6ef2292018-04-26 17:13:11 +020066 regulators {
Patrick Delaunayd79218f2019-02-04 11:26:17 +010067 compatible = "st,stpmic1-regulators";
Patrice Chotardf6ef2292018-04-26 17:13:11 +020068 ldo1-supply = <&v3v3>;
69 ldo2-supply = <&v3v3>;
70 ldo3-supply = <&vdd_ddr>;
71 ldo5-supply = <&v3v3>;
72 ldo6-supply = <&v3v3>;
73 pwr_sw1-supply = <&bst_out>;
74 pwr_sw2-supply = <&bst_out>;
75
76 vddcore: buck1 {
77 regulator-name = "vddcore";
78 regulator-min-microvolt = <800000>;
79 regulator-max-microvolt = <1350000>;
80 regulator-always-on;
Patrick Delaunaya3705302019-07-11 11:15:28 +020081 regulator-initial-mode = <0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +020082 regulator-over-current-protection;
Patrice Chotardf6ef2292018-04-26 17:13:11 +020083 };
84
85 vdd_ddr: buck2 {
86 regulator-name = "vdd_ddr";
87 regulator-min-microvolt = <1350000>;
88 regulator-max-microvolt = <1350000>;
89 regulator-always-on;
Patrick Delaunaya3705302019-07-11 11:15:28 +020090 regulator-initial-mode = <0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +020091 regulator-over-current-protection;
Patrice Chotardf6ef2292018-04-26 17:13:11 +020092 };
93
94 vdd: buck3 {
95 regulator-name = "vdd";
96 regulator-min-microvolt = <3300000>;
97 regulator-max-microvolt = <3300000>;
98 regulator-always-on;
Patrick Delaunaya3705302019-07-11 11:15:28 +020099 st,mask-reset;
100 regulator-initial-mode = <0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200101 regulator-over-current-protection;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200102 };
103
104 v3v3: buck4 {
105 regulator-name = "v3v3";
106 regulator-min-microvolt = <3300000>;
107 regulator-max-microvolt = <3300000>;
Patrick Delaunaya3705302019-07-11 11:15:28 +0200108 regulator-always-on;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200109 regulator-over-current-protection;
Patrick Delaunaya3705302019-07-11 11:15:28 +0200110 regulator-initial-mode = <0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200111 };
112
113 vdda: ldo1 {
114 regulator-name = "vdda";
115 regulator-min-microvolt = <2900000>;
116 regulator-max-microvolt = <2900000>;
117 interrupts = <IT_CURLIM_LDO1 0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200118 };
119
120 v2v8: ldo2 {
121 regulator-name = "v2v8";
122 regulator-min-microvolt = <2800000>;
123 regulator-max-microvolt = <2800000>;
124 interrupts = <IT_CURLIM_LDO2 0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200125 };
126
127 vtt_ddr: ldo3 {
128 regulator-name = "vtt_ddr";
Patrick Delaunaya3705302019-07-11 11:15:28 +0200129 regulator-min-microvolt = <500000>;
130 regulator-max-microvolt = <750000>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200131 regulator-always-on;
132 regulator-over-current-protection;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200133 };
134
135 vdd_usb: ldo4 {
136 regulator-name = "vdd_usb";
137 regulator-min-microvolt = <3300000>;
138 regulator-max-microvolt = <3300000>;
139 interrupts = <IT_CURLIM_LDO4 0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200140 };
141
142 vdd_sd: ldo5 {
143 regulator-name = "vdd_sd";
144 regulator-min-microvolt = <2900000>;
145 regulator-max-microvolt = <2900000>;
146 interrupts = <IT_CURLIM_LDO5 0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200147 regulator-boot-on;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200148 };
149
150 v1v8: ldo6 {
151 regulator-name = "v1v8";
152 regulator-min-microvolt = <1800000>;
153 regulator-max-microvolt = <1800000>;
154 interrupts = <IT_CURLIM_LDO6 0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200155 };
156
157 vref_ddr: vref_ddr {
158 regulator-name = "vref_ddr";
159 regulator-always-on;
160 regulator-over-current-protection;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200161 };
162
163 bst_out: boost {
164 regulator-name = "bst_out";
165 interrupts = <IT_OCP_BOOST 0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200166 };
167
168 vbus_otg: pwr_sw1 {
169 regulator-name = "vbus_otg";
170 interrupts = <IT_OCP_OTG 0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200171 };
172
173 vbus_sw: pwr_sw2 {
174 regulator-name = "vbus_sw";
175 interrupts = <IT_OCP_SWOUT 0>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200176 regulator-active-discharge;
177 };
178 };
Patrick Delaunaya3705302019-07-11 11:15:28 +0200179
180 onkey {
181 compatible = "st,stpmic1-onkey";
182 interrupts = <IT_PONKEY_F 0>, <IT_PONKEY_R 0>;
183 interrupt-names = "onkey-falling", "onkey-rising";
184 power-off-time-sec = <10>;
185 status = "okay";
186 };
187
188 watchdog {
189 compatible = "st,stpmic1-wdt";
190 status = "disabled";
191 };
Patrick Delaunay06020d82018-03-12 10:46:17 +0100192 };
193};
194
Fabien Dessennec2a97d32019-05-14 11:20:37 +0200195&ipcc {
196 status = "okay";
197};
198
Patrice Chotard00442d02019-02-12 16:50:38 +0100199&iwdg2 {
200 timeout-sec = <32>;
201 status = "okay";
202};
203
Patrick Delaunay50599142018-07-09 15:17:19 +0200204&pwr {
205 pwr-supply = <&vdd>;
206};
207
Patrice Chotard00442d02019-02-12 16:50:38 +0100208&rng1 {
209 status = "okay";
210};
211
212&rtc {
213 status = "okay";
214};
215
Patrick Delaunay06020d82018-03-12 10:46:17 +0100216&sdmmc1 {
Patrick Delaunaya3705302019-07-11 11:15:28 +0200217 pinctrl-names = "default", "opendrain", "sleep";
Patrick Delaunay06020d82018-03-12 10:46:17 +0100218 pinctrl-0 = <&sdmmc1_b4_pins_a &sdmmc1_dir_pins_a>;
Patrick Delaunaya3705302019-07-11 11:15:28 +0200219 pinctrl-1 = <&sdmmc1_b4_od_pins_a &sdmmc1_dir_pins_a>;
220 pinctrl-2 = <&sdmmc1_b4_sleep_pins_a &sdmmc1_dir_sleep_pins_a>;
Patrick Delaunay06020d82018-03-12 10:46:17 +0100221 broken-cd;
Patrice Chotard882d72e2019-02-12 17:17:58 +0100222 st,sig-dir;
223 st,neg-edge;
224 st,use-ckin;
Patrick Delaunay06020d82018-03-12 10:46:17 +0100225 bus-width = <4>;
Patrice Chotardf6ef2292018-04-26 17:13:11 +0200226 vmmc-supply = <&vdd_sd>;
227 vqmmc-supply = <&sd_switch>;
Patrick Delaunay06020d82018-03-12 10:46:17 +0100228 status = "okay";
229};
230
Patrick Delaunay8d050102018-03-20 10:54:52 +0100231&sdmmc2 {
Patrick Delaunay8d050102018-03-20 10:54:52 +0100232 pinctrl-0 = <&sdmmc2_b4_pins_a &sdmmc2_d47_pins_a>;
233 non-removable;
234 no-sd;
235 no-sdio;
Patrice Chotard882d72e2019-02-12 17:17:58 +0100236 st,sig-dir;
237 st,neg-edge;
Patrick Delaunay8d050102018-03-20 10:54:52 +0100238 bus-width = <8>;
Patrick Delaunay50599142018-07-09 15:17:19 +0200239 vmmc-supply = <&v3v3>;
240 vqmmc-supply = <&vdd>;
Patrick Delaunay8d050102018-03-20 10:54:52 +0100241 status = "okay";
242};
243
Patrice Chotard00442d02019-02-12 16:50:38 +0100244&timers6 {
245 status = "okay";
Patrick Delaunaya3705302019-07-11 11:15:28 +0200246 /* spare dmas for other usage */
247 /delete-property/dmas;
248 /delete-property/dma-names;
Patrice Chotard00442d02019-02-12 16:50:38 +0100249 timer@5 {
250 status = "okay";
251 };
252};
253
Patrick Delaunay06020d82018-03-12 10:46:17 +0100254&uart4 {
255 pinctrl-names = "default";
256 pinctrl-0 = <&uart4_pins_a>;
257 status = "okay";
258};
Patrick Delaunay50599142018-07-09 15:17:19 +0200259
Patrick Delaunaya3705302019-07-11 11:15:28 +0200260&usbotg_hs {
261 vbus-supply = <&vbus_otg>;
262};
263
Patrick Delaunay50599142018-07-09 15:17:19 +0200264&usbphyc_port0 {
265 phy-supply = <&vdd_usb>;
Patrick Delaunay50599142018-07-09 15:17:19 +0200266};
267
268&usbphyc_port1 {
269 phy-supply = <&vdd_usb>;
Patrick Delaunay50599142018-07-09 15:17:19 +0200270};