blob: 575c7eecab042eb40c0f81754951f772220f6b6a [file] [log] [blame]
Patrick Delaunayc5c90692019-11-06 16:16:32 +01001// SPDX-License-Identifier: GPL-2.0+ OR X11
Patrice Chotardf13ff072017-12-12 09:49:32 +01002/*
Patrice Chotard2f4b6422019-02-18 22:54:35 +01003 * Copyright 2017 - Alexandre Torgue <alexandre.torgue@st.com>
Patrice Chotardf13ff072017-12-12 09:49:32 +01004 *
Patrice Chotardf13ff072017-12-12 09:49:32 +01005 */
6
7#include "stm32f4-pinctrl.dtsi"
8
9/ {
10 soc {
11 pinctrl: pin-controller {
12 compatible = "st,stm32f429-pinctrl";
13
14 gpioa: gpio@40020000 {
15 gpio-ranges = <&pinctrl 0 0 16>;
16 };
17
18 gpiob: gpio@40020400 {
19 gpio-ranges = <&pinctrl 0 16 16>;
20 };
21
22 gpioc: gpio@40020800 {
23 gpio-ranges = <&pinctrl 0 32 16>;
24 };
25
26 gpiod: gpio@40020c00 {
27 gpio-ranges = <&pinctrl 0 48 16>;
28 };
29
30 gpioe: gpio@40021000 {
31 gpio-ranges = <&pinctrl 0 64 16>;
32 };
33
34 gpiof: gpio@40021400 {
35 gpio-ranges = <&pinctrl 0 80 16>;
36 };
37
38 gpiog: gpio@40021800 {
39 gpio-ranges = <&pinctrl 0 96 16>;
40 };
41
42 gpioh: gpio@40021c00 {
43 gpio-ranges = <&pinctrl 0 112 16>;
44 };
45
46 gpioi: gpio@40022000 {
47 gpio-ranges = <&pinctrl 0 128 16>;
48 };
49
50 gpioj: gpio@40022400 {
51 gpio-ranges = <&pinctrl 0 144 16>;
52 };
53
54 gpiok: gpio@40022800 {
55 gpio-ranges = <&pinctrl 0 160 8>;
56 };
57 };
58 };
59};