Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / cbfa139b8bbddb215a266de1550f06811e230e38 / . / configs / ga10h_v1_1_defconfig
blob: 440a263c191c2438eb2849d72347919a05839148 [file] [log] [blame]
Joe Hershbergeradd55892015-05-05 19:08:13 -0500[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SUNXI=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]3CONFIG_DEFAULT_DEVICE_TREE="sun8i-a33-ga10h-v1.1"
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]4CONFIG_SPL=y
Joe Hershbergeradd55892015-05-05 19:08:13 -0500[diff] [blame]5CONFIG_MACH_SUN8I_A33=y
6CONFIG_DRAM_CLK=432
7CONFIG_DRAM_ZQ=15291
8CONFIG_DRAM_ODT_EN=y
Hans de Goedee1847482015-05-14 19:01:40 +0200[diff] [blame]9CONFIG_USB0_VBUS_PIN="AXP0-VBUS-ENABLE"
10CONFIG_USB0_VBUS_DET="AXP0-VBUS-DETECT"
Hans de Goede0c86ceb2015-06-17 21:16:59 +0200[diff] [blame]11CONFIG_USB0_ID_DET="PH8"
Hans de Goedee1847482015-05-14 19:01:40 +0200[diff] [blame]12CONFIG_AXP_GPIO=y
13CONFIG_VIDEO_LCD_MODE="x:1024,y:600,depth:18,pclk_khz:52000,le:138,ri:162,up:22,lo:10,hs:20,vs:3,sync:3,vmode:0"
Hans de Goedee1847482015-05-14 19:01:40 +0200[diff] [blame]14CONFIG_VIDEO_LCD_DCLK_PHASE=0
15CONFIG_VIDEO_LCD_POWER="PH7"
16CONFIG_VIDEO_LCD_BL_EN="PH6"
17CONFIG_VIDEO_LCD_BL_PWM="PH0"
Joe Hershbergeradd55892015-05-05 19:08:13 -0500[diff] [blame]18CONFIG_VIDEO_LCD_PANEL_LVDS=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]19# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame^]20CONFIG_SYS_PBSIZE=1024
Hans de Goede04bfd412015-09-30 15:22:42 +0200[diff] [blame]21CONFIG_AXP_DLDO1_VOLT=3300
Tom Rinie69ba982018-03-06 19:02:27 -0500[diff] [blame]22CONFIG_CONS_INDEX=5
Hans de Goede0c86ceb2015-06-17 21:16:59 +0200[diff] [blame]23CONFIG_USB_EHCI_HCD=y
Tom Rini7fc96ef2019-02-07 14:53:03 -0500[diff] [blame]24CONFIG_USB_OHCI_HCD=y
Simon Glass2347daa2015-08-19 09:33:42 -0600[diff] [blame]25CONFIG_USB_MUSB_HOST=y