blob: 52e5a0a0d5318ad0218c430c9ad636fe93504761 [file] [log] [blame]
Kever Yang5f948962017-06-23 17:17:50 +08001/*
2 * (C) Copyright 2017 Rockchip Electronics Co., Ltd.
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6#ifndef _ASM_ARCH_GRF_RK322X_H
7#define _ASM_ARCH_GRF_RK322X_H
8
9#include <common.h>
10
11struct rk322x_grf {
12 unsigned int gpio0a_iomux;
13 unsigned int gpio0b_iomux;
14 unsigned int gpio0c_iomux;
15 unsigned int gpio0d_iomux;
16
17 unsigned int gpio1a_iomux;
18 unsigned int gpio1b_iomux;
19 unsigned int gpio1c_iomux;
20 unsigned int gpio1d_iomux;
21
22 unsigned int gpio2a_iomux;
23 unsigned int gpio2b_iomux;
24 unsigned int gpio2c_iomux;
25 unsigned int gpio2d_iomux;
26
27 unsigned int gpio3a_iomux;
28 unsigned int gpio3b_iomux;
29 unsigned int gpio3c_iomux;
30 unsigned int gpio3d_iomux;
31
32 unsigned int reserved1[4];
33 unsigned int con_iomux;
34 unsigned int reserved2[(0x100 - 0x50) / 4 - 1];
35 unsigned int gpio0_p[4];
36 unsigned int gpio1_p[4];
37 unsigned int gpio2_p[4];
38 unsigned int gpio3_p[4];
39 unsigned int reserved3[(0x200 - 0x13c) / 4 - 1];
40 unsigned int gpio0_e[4];
41 unsigned int gpio1_e[4];
42 unsigned int gpio2_e[4];
43 unsigned int gpio3_e[4];
44 unsigned int reserved4[(0x400 - 0x23c) / 4 - 1];
45 unsigned int soc_con[7];
46 unsigned int reserved5[(0x480 - 0x418) / 4 - 1];
47 unsigned int soc_status[3];
48 unsigned int chip_id;
49 unsigned int reserved6[(0x500 - 0x48c) / 4 - 1];
50 unsigned int cpu_con[4];
51 unsigned int reserved7[4];
52 unsigned int cpu_status[2];
53 unsigned int reserved8[(0x5c8 - 0x524) / 4 - 1];
54 unsigned int os_reg[8];
55 unsigned int reserved9[(0x604 - 0x5e4) / 4 - 1];
56 unsigned int ddrc_stat;
David Wud0f8d782017-08-14 15:04:28 +080057 unsigned int reserved10[(0x680 - 0x604) / 4 - 1];
58 unsigned int sig_detect_con[2];
59 unsigned int reserved11[(0x690 - 0x684) / 4 - 1];
60 unsigned int sig_detect_status[2];
61 unsigned int reserved12[(0x6a0 - 0x694) / 4 - 1];
62 unsigned int sig_detect_clr[2];
63 unsigned int reserved13[(0x6b0 - 0x6a4) / 4 - 1];
64 unsigned int emmc_det;
65 unsigned int reserved14[(0x700 - 0x6b0) / 4 - 1];
66 unsigned int host0_con[3];
67 unsigned int reserved15;
68 unsigned int host1_con[3];
69 unsigned int reserved16;
70 unsigned int host2_con[3];
71 unsigned int reserved17[(0x760 - 0x728) / 4 - 1];
72 unsigned int usbphy0_con[27];
73 unsigned int reserved18[(0x800 - 0x7c8) / 4 - 1];
74 unsigned int usbphy1_con[27];
75 unsigned int reserved19[(0x880 - 0x868) / 4 - 1];
76 unsigned int otg_con0;
77 unsigned int uoc_status0;
78 unsigned int reserved20[(0x900 - 0x884) / 4 - 1];
79 unsigned int mac_con[2];
80 unsigned int reserved21[(0xb00 - 0x904) / 4 - 1];
81 unsigned int macphy_con[4];
82 unsigned int macphy_status;
Kever Yang5f948962017-06-23 17:17:50 +080083};
84check_member(rk322x_grf, ddrc_stat, 0x604);
85
86struct rk322x_sgrf {
87 unsigned int soc_con[11];
88 unsigned int busdmac_con[4];
89};
90
David Wud0f8d782017-08-14 15:04:28 +080091/* GRF_MACPHY_CON0 */
92enum {
93 MACPHY_CFG_ENABLE_SHIFT = 0,
94 MACPHY_CFG_ENABLE_MASK = 1 << MACPHY_CFG_ENABLE_SHIFT,
95};
Kever Yang5f948962017-06-23 17:17:50 +080096#endif