Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / cb2a32a90534e6a15ca2d8da0072498e9688a11c / . / configs / sam9x60ek_mmc_defconfig
blob: c50aa6b5c5940175df0861d5ae73ca44e18644db [file] [log] [blame]
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]3CONFIG_ARCH_AT91=y
4CONFIG_SYS_TEXT_BASE=0x23f00000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_LEN=0x81000
Claudiu Beznea7074d962020-10-07 18:17:13 +0300[diff] [blame]6CONFIG_SYS_MALLOC_F_LEN=0x8000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]7CONFIG_TARGET_SAM9X60EK=y
Tom Rini201e75e2022-03-11 23:07:36 -0500[diff] [blame]8CONFIG_ATMEL_LEGACY=y
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]9CONFIG_NR_DRAM_BANKS=8
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]10CONFIG_ENV_SIZE=0x4000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]11CONFIG_DM_GPIO=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]12CONFIG_DEFAULT_DEVICE_TREE="sam9x60ek"
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]13CONFIG_DEBUG_UART_BASE=0xfffff200
14CONFIG_DEBUG_UART_CLOCK=200000000
Tom Rini7c027e02022-06-20 08:13:12 -0400[diff] [blame]15CONFIG_DEBUG_UART_BOARD_INIT=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]16CONFIG_SYS_LOAD_ADDR=0x22000000
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]17CONFIG_DEBUG_UART=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]18CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
19CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x2000bf00
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]20CONFIG_FIT=y
21CONFIG_SD_BOOT=y
22CONFIG_BOOTDELAY=3
23CONFIG_USE_BOOTARGS=y
24CONFIG_BOOTARGS="mem=256M console=ttyS0,115200 root=/dev/mmcblk0p2 rw rootfstype=ext4 rootwait"
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]25CONFIG_USE_BOOTCOMMAND=y
26CONFIG_BOOTCOMMAND="fatload mmc 0:1 0x21000000 at91-sam9x60ek.dtb;fatload mmc 0:1 0x22000000 zImage;bootz 0x22000000 - 0x21000000"
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]27CONFIG_SYS_CONSOLE_IS_IN_ENV=y
28# CONFIG_DISPLAY_BOARDINFO is not set
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]29CONFIG_MISC_INIT_R=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]30CONFIG_HUSH_PARSER=y
31CONFIG_SYS_PROMPT="U-Boot> "
Tom Riniae17fa32022-05-11 18:01:06 -0400[diff] [blame]32CONFIG_SYS_CBSIZE=256
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]33CONFIG_SYS_PBSIZE=281
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]34CONFIG_CMD_BOOTZ=y
Mihai Saina4be2ac2021-10-27 10:40:19 +0300[diff] [blame]35CONFIG_CMD_CLK=y
Eugen Hristev99329ca2019-10-09 09:23:44 +0000[diff] [blame]36CONFIG_CMD_DM=y
Mihai Saina4be2ac2021-10-27 10:40:19 +0300[diff] [blame]37CONFIG_CMD_GPIO=y
Eugen Hristev99329ca2019-10-09 09:23:44 +0000[diff] [blame]38CONFIG_CMD_I2C=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]39CONFIG_CMD_MMC=y
Tudor Ambarus56137b22021-05-21 11:52:05 +0300[diff] [blame]40CONFIG_CMD_NAND=y
41CONFIG_CMD_NAND_TRIMFFS=y
Tom Rini6bef4ef2022-07-07 14:12:07 -0400[diff] [blame]42CONFIG_CMD_SF_TEST=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]43# CONFIG_CMD_SETEXPR is not set
44CONFIG_CMD_DHCP=y
Tom Rini1c47c4a2022-02-25 11:19:50 -0500[diff] [blame]45CONFIG_BOOTP_BOOTFILESIZE=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]46CONFIG_CMD_MII=y
47CONFIG_CMD_PING=y
Eugen Hristev858f8d52021-05-26 16:05:57 +0300[diff] [blame]48CONFIG_CMD_HASH=y
49CONFIG_HASH_VERIFY=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]50CONFIG_CMD_FAT=y
51CONFIG_OF_CONTROL=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]52CONFIG_ENV_IS_IN_FAT=y
53CONFIG_ENV_FAT_DEVICE_AND_PART="0:1"
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]54CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]55CONFIG_DM=y
56CONFIG_CLK=y
Claudiu Beznea7074d962020-10-07 18:17:13 +0300[diff] [blame]57CONFIG_CLK_CCF=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]58CONFIG_CLK_AT91=y
59CONFIG_AT91_GENERIC_CLK=y
Claudiu Beznea7074d962020-10-07 18:17:13 +0300[diff] [blame]60CONFIG_AT91_SAM9X60_PLL=y
Claudiu Bezneadf330e02021-07-16 08:43:51 +0300[diff] [blame]61CONFIG_CPU=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]62CONFIG_AT91_GPIO=y
Eugen Hristev99329ca2019-10-09 09:23:44 +0000[diff] [blame]63CONFIG_DM_I2C=y
64CONFIG_SYS_I2C_AT91=y
65CONFIG_I2C_EEPROM=y
66CONFIG_MICROCHIP_FLEXCOM=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]67CONFIG_MMC_SDHCI=y
68CONFIG_MMC_SDHCI_ATMEL=y
Tudor Ambarus56137b22021-05-21 11:52:05 +0300[diff] [blame]69CONFIG_MTD=y
70CONFIG_MTD_RAW_NAND=y
71CONFIG_NAND_ATMEL=y
72CONFIG_ATMEL_NAND_HW_PMECC=y
73CONFIG_PMECC_CAP=8
Tom Rinifdae0072021-09-22 14:50:34 -0400[diff] [blame]74CONFIG_SYS_NAND_ONFI_DETECTION=y
Tom Rini6bef4ef2022-07-07 14:12:07 -0400[diff] [blame]75CONFIG_DM_SPI_FLASH=y
76CONFIG_SF_DEFAULT_SPEED=50000000
77CONFIG_SPI_FLASH_MACRONIX=y
78CONFIG_SPI_FLASH_SPANSION=y
79CONFIG_SPI_FLASH_STMICRO=y
80CONFIG_SPI_FLASH_SST=y
81CONFIG_SPI_FLASH_MTD=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]82CONFIG_PHY_MICREL=y
83CONFIG_DM_ETH=y
84CONFIG_MACB=y
85CONFIG_PINCTRL=y
86CONFIG_PINCTRL_AT91=y
87CONFIG_DM_SERIAL=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]88CONFIG_DEBUG_UART_ANNOUNCE=y
89CONFIG_ATMEL_USART=y
Tom Rini6bef4ef2022-07-07 14:12:07 -0400[diff] [blame]90CONFIG_SPI=y
91CONFIG_DM_SPI=y
92CONFIG_ATMEL_QSPI=y
Sergiu Moga84567d42022-04-01 12:27:25 +0300[diff] [blame]93CONFIG_SYSRESET=y
Sergiu Moga84567d42022-04-01 12:27:25 +0300[diff] [blame]94CONFIG_SYSRESET_AT91=y
Tom Rini59d1a712022-05-05 14:47:31 -0400[diff] [blame]95CONFIG_TIMER=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]96CONFIG_ATMEL_PIT_TIMER=y
Eugen Hristev2d3cca52019-09-30 07:29:02 +0000[diff] [blame]97CONFIG_W1=y
98CONFIG_W1_GPIO=y
99CONFIG_W1_EEPROM=y
100CONFIG_W1_EEPROM_DS24XXX=y
Sandeep Sheriker Mallikarjuncfe95182019-09-27 13:08:56 +0000[diff] [blame]101CONFIG_OF_LIBFDT_OVERLAY=y