blob: 46d7ba9a18310854880fef369e901d8514aba865 [file] [log] [blame]
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +09001/*
2 * include/configs/alt.h
3 * This file is alt board configuration.
4 *
5 * Copyright (C) 2014 Renesas Electronics Corporation
6 *
7 * SPDX-License-Identifier: GPL-2.0
8 */
9
10#ifndef __ALT_H
11#define __ALT_H
12
13#undef DEBUG
Nobuhiro Iwamatsu7c112732015-10-10 05:58:28 +090014#define CONFIG_ARCH_RMOBILE_BOARD_STRING "Alt"
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090015
Nobuhiro Iwamatsub6169ac2014-11-10 14:34:07 +090016#include "rcar-gen2-common.h"
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090017
Marek Vasut37381a22018-04-23 20:24:16 +020018#define CONFIG_SYS_INIT_SP_ADDR 0x4f000000
19#define STACK_AREA_SIZE 0x00100000
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090020#define LOW_LEVEL_MERAM_STACK \
21 (CONFIG_SYS_INIT_SP_ADDR + STACK_AREA_SIZE - 4)
22
23/* MEMORY */
Nobuhiro Iwamatsub6169ac2014-11-10 14:34:07 +090024#define RCAR_GEN2_SDRAM_BASE 0x40000000
25#define RCAR_GEN2_SDRAM_SIZE (1024u * 1024 * 1024)
26#define RCAR_GEN2_UBOOT_SDRAM_SIZE (512 * 1024 * 1024)
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090027
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090028/* FLASH */
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090029#define CONFIG_SPI_FLASH_QUAD
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090030
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090031/* SH Ether */
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090032#define CONFIG_SH_ETHER_USE_PORT 0
33#define CONFIG_SH_ETHER_PHY_ADDR 0x1
34#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_RMII
35#define CONFIG_SH_ETHER_CACHE_WRITEBACK
36#define CONFIG_SH_ETHER_CACHE_INVALIDATE
Marek Vasut37381a22018-04-23 20:24:16 +020037#define CONFIG_SH_ETHER_ALIGNE_SIZE 64
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090038#define CONFIG_BITBANGMII
39#define CONFIG_BITBANGMII_MULTI
40
41/* Board Clock */
Marek Vasut37381a22018-04-23 20:24:16 +020042#define RMOBILE_XTAL_CLK 20000000u
43#define CONFIG_SYS_CLK_FREQ RMOBILE_XTAL_CLK
44#define CONFIG_SH_TMU_CLK_FREQ (CONFIG_SYS_CLK_FREQ / 2)
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090045
Marek Vasut37381a22018-04-23 20:24:16 +020046#define CONFIG_SYS_TMU_CLK_DIV 4
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090047
Marek Vasut37381a22018-04-23 20:24:16 +020048#define CONFIG_EXTRA_ENV_SETTINGS \
49 "fdt_high=0xffffffff\0" \
50 "initrd_high=0xffffffff\0"
Nobuhiro Iwamatsu8208d9b2014-10-31 16:30:26 +090051
Marek Vasut37381a22018-04-23 20:24:16 +020052/* SPL support */
53#define CONFIG_SPL_TEXT_BASE 0xe6300000
54#define CONFIG_SPL_STACK 0xe6340000
55#define CONFIG_SPL_MAX_SIZE 0x4000
56#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x140000
57#ifdef CONFIG_SPL_BUILD
58#define CONFIG_CONS_SCIF2
59#define CONFIG_SH_SCIF_CLK_FREQ 65000000
60#endif
Nobuhiro Iwamatsu483729c2014-11-19 14:26:33 +090061
Nobuhiro Iwamatsuddbf3032014-06-26 10:23:30 +090062#endif /* __ALT_H */