blob: a86128e871c615374dc4e2e58119befb77f4ae7e [file] [log] [blame]
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +02001/*
2 * Copyright (C) Marvell International Ltd. and its affiliates
3 * Written-by: Prafulla Wadaskar <prafulla@marvell.com>
4 *
Stefan Roese64174892015-10-22 12:36:31 +02005 * Copyright (C) 2015 Stefan Roese <sr@denx.de>
6 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02007 * SPDX-License-Identifier: GPL-2.0+
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +02008 */
9
10#include <common.h>
Lei Wen298ae912011-10-18 20:11:42 +053011#include <asm/io.h>
Stefan Roesec2437842014-10-22 12:13:06 +020012#include <asm/arch/soc.h>
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020013
Stefan Roese64174892015-10-22 12:36:31 +020014#define TIMER_LOAD_VAL 0xffffffff
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020015
Stefan Roese64174892015-10-22 12:36:31 +020016static int init_done __attribute__((section(".data"))) = 0;
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020017
18/*
Stefan Roese64174892015-10-22 12:36:31 +020019 * Timer initialization
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020020 */
21int timer_init(void)
22{
Stefan Roesed04fe8b2015-07-15 15:36:52 +020023 /* Only init the timer once */
24 if (init_done)
25 return 0;
26 init_done = 1;
27
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020028 /* load value into timer */
Stefan Roese64174892015-10-22 12:36:31 +020029 writel(TIMER_LOAD_VAL, MVEBU_TIMER_BASE + 0x10);
30 writel(TIMER_LOAD_VAL, MVEBU_TIMER_BASE + 0x14);
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020031
Stefan Roeseeb083e52015-12-21 13:56:33 +010032#if defined(CONFIG_ARCH_MVEBU)
Stefan Roese64174892015-10-22 12:36:31 +020033 /* On Armada XP / 38x ..., the 25MHz clock source needs to be enabled */
34 setbits_le32(MVEBU_TIMER_BASE + 0x00, BIT(11));
35#endif
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020036 /* enable timer in auto reload mode */
Stefan Roese64174892015-10-22 12:36:31 +020037 setbits_le32(MVEBU_TIMER_BASE + 0x00, 0x3);
Prafulla Wadaskara09bbe52009-06-20 11:01:53 +020038
39 return 0;
40}