blob: 6bae063ae4809d41afcf53da49515b0b4b042425 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Stefan Roese073efd72015-04-25 06:29:56 +02002/*
3 * Copyright (C) 2014 Stefan Roese <sr@denx.de>
Stefan Roese073efd72015-04-25 06:29:56 +02004 */
5
6#ifndef _CONFIG_DB_88F6820_GP_H
7#define _CONFIG_DB_88F6820_GP_H
8
9/*
10 * High Level Configuration Options (easy to change)
11 */
Stefan Roese073efd72015-04-25 06:29:56 +020012
Stefan Roese073efd72015-04-25 06:29:56 +020013/* I2C */
Stefan Roese073efd72015-04-25 06:29:56 +020014#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
Stefan Roese073efd72015-04-25 06:29:56 +020015
Konstantin Porotchkinc6cb8b72018-08-29 16:34:53 +030016/*
Stefan Roese10aad202015-06-29 14:58:14 +020017 * SATA/SCSI/AHCI configuration
18 */
Stefan Roese10aad202015-06-29 14:58:14 +020019#define CONFIG_SCSI_AHCI_PLAT
20#define CONFIG_SYS_SCSI_MAX_SCSI_ID 2
21#define CONFIG_SYS_SCSI_MAX_LUN 1
22#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
23 CONFIG_SYS_SCSI_MAX_LUN)
24
Stefan Roese2feb2262015-06-29 14:58:16 +020025/* USB/EHCI configuration */
Stefan Roese2feb2262015-06-29 14:58:16 +020026#define CONFIG_EHCI_IS_TDI
27
Stefan Roese073efd72015-04-25 06:29:56 +020028/* Environment in SPI NOR flash */
Stefan Roese073efd72015-04-25 06:29:56 +020029
Stefan Roese073efd72015-04-25 06:29:56 +020030#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
31
Stefan Roesec22b7012015-08-11 12:50:58 +020032/* PCIe support */
Stefan Roese83097cf2015-11-25 07:37:00 +010033#ifndef CONFIG_SPL_BUILD
Stefan Roesec22b7012015-08-11 12:50:58 +020034#define CONFIG_PCI_SCAN_SHOW
Stefan Roese83097cf2015-11-25 07:37:00 +010035#endif
Stefan Roesec22b7012015-08-11 12:50:58 +020036
Kevin Smith2366bcc2015-05-18 16:09:46 +000037/* Keep device tree and initrd in lower memory so the kernel can access them */
38#define CONFIG_EXTRA_ENV_SETTINGS \
39 "fdt_high=0x10000000\0" \
40 "initrd_high=0x10000000\0"
41
Stefan Roese5caab192015-03-25 13:35:15 +010042/* SPL */
Stefan Roese6f7d6672015-07-20 11:20:40 +020043/*
44 * Select the boot device here
45 *
46 * Currently supported are:
47 * SPL_BOOT_SPI_NOR_FLASH - Booting via SPI NOR flash
48 * SPL_BOOT_SDIO_MMC_CARD - Booting via SDIO/MMC card (partition 1)
49 */
50#define SPL_BOOT_SPI_NOR_FLASH 1
51#define SPL_BOOT_SDIO_MMC_CARD 2
52#define CONFIG_SPL_BOOT_DEVICE SPL_BOOT_SPI_NOR_FLASH
53
Stefan Roese5caab192015-03-25 13:35:15 +010054/* Defines for SPL */
Stefan Roese5caab192015-03-25 13:35:15 +010055#define CONFIG_SPL_SIZE (140 << 10)
Stefan Roese5caab192015-03-25 13:35:15 +010056#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x0030)
57
58#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
59#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
60
Stefan Roese83097cf2015-11-25 07:37:00 +010061#ifdef CONFIG_SPL_BUILD
62#define CONFIG_SYS_MALLOC_SIMPLE
63#endif
Stefan Roese5caab192015-03-25 13:35:15 +010064
65#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
66#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
67
Stefan Roese6f7d6672015-07-20 11:20:40 +020068#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SDIO_MMC_CARD
69/* SPL related MMC defines */
Stefan Roese6f7d6672015-07-20 11:20:40 +020070#ifdef CONFIG_SPL_BUILD
71#define CONFIG_FIXED_SDHCI_ALIGNED_BUFFER 0x00180000 /* in SDRAM */
72#endif
73#endif
Stefan Roese5caab192015-03-25 13:35:15 +010074
Stefan Roese073efd72015-04-25 06:29:56 +020075/*
76 * mv-common.h should be defined after CMD configs since it used them
77 * to enable certain macros
78 */
79#include "mv-common.h"
80
81#endif /* _CONFIG_DB_88F6820_GP_H */