blob: ea30483e52fbc3d93b1438ef576cdf36bf1f4d18 [file] [log] [blame]
Stefan Roese76ba23f2014-11-07 14:10:41 +01001/*
2 * Copyright (C) 2014 Steffen Trumtrar <s.trumtrar@pengutronix.de>
3 *
Stefan Roesed3b436e2014-11-14 08:10:44 +01004 * SPDX-License-Identifier: GPL-2.0+
Stefan Roese76ba23f2014-11-07 14:10:41 +01005 */
6
7#include "socfpga_cyclone5.dtsi"
8
9/ {
10 model = "EBV SOCrates";
11 compatible = "ebv,socrates", "altr,socfpga-cyclone5", "altr,socfpga";
12
13 chosen {
14 bootargs = "console=ttyS0,115200";
15 };
16
Stefan Roeseaaf4fd82014-11-07 12:37:51 +010017 aliases {
18 spi0 = "/spi@ff705000"; /* QSPI */
Stefan Roese02817262014-11-07 13:50:33 +010019 spi1 = "/spi@fff00000";
20 spi2 = "/spi@fff01000";
Stefan Roeseaaf4fd82014-11-07 12:37:51 +010021 };
22
Stefan Roese76ba23f2014-11-07 14:10:41 +010023 memory {
24 name = "memory";
25 device_type = "memory";
26 reg = <0x0 0x40000000>; /* 1GB */
27 };
28};
29
30&gmac1 {
31 status = "okay";
32};
33
34&i2c0 {
35 status = "okay";
36
37 rtc: rtc@68 {
38 compatible = "stm,m41t82";
39 reg = <0x68>;
40 };
41};
42
43&mmc {
44 status = "okay";
45};
Stefan Roese2948d192014-11-07 12:37:50 +010046
47&qspi {
48 status = "okay";
49
50 flash0: n25q00@0 {
51 #address-cells = <1>;
52 #size-cells = <1>;
53 compatible = "n25q00";
54 reg = <0>; /* chip select */
55 spi-max-frequency = <50000000>;
56 m25p,fast-read;
57 page-size = <256>;
58 block-size = <16>; /* 2^16, 64KB */
59 read-delay = <4>; /* delay value in read data capture register */
60 tshsl-ns = <50>;
61 tsd2d-ns = <50>;
62 tchsh-ns = <4>;
63 tslch-ns = <4>;
64 };
65};