blob: b8920d21ce51fc790fffcf91bba9888589db55eb [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Steve Rae45f2c702016-06-02 15:10:56 -07002/*
3 * Copyright 2013 Broadcom Corporation.
Steve Rae45f2c702016-06-02 15:10:56 -07004 */
5
6#ifndef __BCM23550_W1D_H
7#define __BCM23550_W1D_H
8
9#include <linux/sizes.h>
10#include <asm/arch/sysmap.h>
11
12/* CPU, chip, mach, etc */
13#define CONFIG_KONA
14#define CONFIG_SKIP_LOWLEVEL_INIT
15#define CONFIG_KONA_RESET_S
16
17/*
18 * Memory configuration
19 */
Steve Rae45f2c702016-06-02 15:10:56 -070020
21#define CONFIG_SYS_SDRAM_BASE 0x80000000
22#define CONFIG_SYS_SDRAM_SIZE 0x20000000
23#define CONFIG_NR_DRAM_BANKS 1
24
25#define CONFIG_SYS_MALLOC_LEN SZ_4M /* see armv7/start.S. */
Steve Rae45f2c702016-06-02 15:10:56 -070026
27/* GPIO Driver */
28#define CONFIG_KONA_GPIO
29
30/* MMC/SD Driver */
Steve Rae45f2c702016-06-02 15:10:56 -070031#define CONFIG_SYS_SDIO_BASE0 SDIO1_BASE_ADDR
32#define CONFIG_SYS_SDIO_BASE1 SDIO2_BASE_ADDR
33#define CONFIG_SYS_SDIO_BASE2 SDIO3_BASE_ADDR
34#define CONFIG_SYS_SDIO_BASE3 SDIO4_BASE_ADDR
35#define CONFIG_SYS_SDIO0_MAX_CLK 48000000
36#define CONFIG_SYS_SDIO1_MAX_CLK 48000000
37#define CONFIG_SYS_SDIO2_MAX_CLK 48000000
38#define CONFIG_SYS_SDIO3_MAX_CLK 48000000
39#define CONFIG_SYS_SDIO0 "sdio1"
40#define CONFIG_SYS_SDIO1 "sdio2"
41#define CONFIG_SYS_SDIO2 "sdio3"
42#define CONFIG_SYS_SDIO3 "sdio4"
43
44/* I2C Driver */
45#define CONFIG_SYS_I2C
46#define CONFIG_SYS_I2C_KONA
47#define CONFIG_SYS_SPD_BUS_NUM 3 /* Start with PMU bus */
48#define CONFIG_SYS_MAX_I2C_BUS 4
49#define CONFIG_SYS_I2C_BASE0 BSC1_BASE_ADDR
50#define CONFIG_SYS_I2C_BASE1 BSC2_BASE_ADDR
51#define CONFIG_SYS_I2C_BASE2 BSC3_BASE_ADDR
52#define CONFIG_SYS_I2C_BASE3 PMU_BSC_BASE_ADDR
53
54/* Timer Driver */
55#define CONFIG_SYS_TIMER_RATE 32000
56#define CONFIG_SYS_TIMER_COUNTER (TIMER_BASE_ADDR + 4) /* STCLO offset */
57
58/* Init functions */
59#define CONFIG_MISC_INIT_R /* board's misc_init_r function */
60
61/* Some commands use this as the default load address */
62#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE
63
64/* No mtest functions as recommended */
65
66/*
67 * This is the initial SP which is used only briefly for relocating the u-boot
68 * image to the top of SDRAM. After relocation u-boot moves the stack to the
69 * proper place.
70 */
71#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_TEXT_BASE
72
73/* Serial Info */
74#define CONFIG_SYS_NS16550_SERIAL
75/* Post pad 3 bytes after each reg addr */
76#define CONFIG_SYS_NS16550_REG_SIZE (-4)
77#define CONFIG_SYS_NS16550_CLK 13000000
Steve Rae45f2c702016-06-02 15:10:56 -070078#define CONFIG_SYS_NS16550_COM1 0x3e000000
79
Steve Rae45f2c702016-06-02 15:10:56 -070080/* must fit into GPT:u-boot-env partition */
Steve Rae45f2c702016-06-02 15:10:56 -070081#define CONFIG_SYS_MMC_ENV_DEV 0
82#define CONFIG_ENV_OFFSET (0x00011a00 * 512)
83#define CONFIG_ENV_SIZE (8 * 512)
84
Steve Rae45f2c702016-06-02 15:10:56 -070085/* console configuration */
86#define CONFIG_SYS_CBSIZE 1024 /* Console buffer size */
Steve Rae45f2c702016-06-02 15:10:56 -070087#define CONFIG_SYS_MAXARGS 64
88#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
89
90/*
91 * One partition type must be defined for part.c
92 * This is necessary for the fatls command to work on an SD card
93 * for example.
94 */
Steve Rae45f2c702016-06-02 15:10:56 -070095
96/* version string, parser, etc */
Steve Rae45f2c702016-06-02 15:10:56 -070097
Steve Rae45f2c702016-06-02 15:10:56 -070098#define CONFIG_MX_CYCLIC
99
100/* Initial upstream - boot to cmd prompt only */
101#define CONFIG_BOOTCOMMAND ""
102
Steve Rae45f2c702016-06-02 15:10:56 -0700103#define CONFIG_USBID_ADDR 0x34052c46
104
105#define CONFIG_SYS_ICACHE_OFF
106#define CONFIG_SYS_DCACHE_OFF
107#define CONFIG_SYS_L2CACHE_OFF
108
109#endif /* __BCM23550_W1D_H */