blob: aebca71ec3bdb4a447eeaf4f49b51dc81cc832a8 [file] [log] [blame]
Peter Pearseba348b52007-11-09 15:24:26 +00001/*
Kyungmin Parkd1362a62008-03-31 10:40:54 +09002 * (C) Copyright 2005-2008
Peter Pearseba348b52007-11-09 15:24:26 +00003 * Samsung Electronics,
4 * Kyungmin Park <kyungmin.park@samsung.com>
5 *
6 * Configuration settings for the 2420 Samsung Apollon board.
7 *
8 * See file CREDITS for list of people who contributed to this
9 * project.
10 *
11 * This program is free software; you can redistribute it and/or
12 * modify it under the terms of the GNU General Public License as
13 * published by the Free Software Foundation; either version 2 of
14 * the License, or (at your option) any later version.
15 *
16 * This program is distributed in the hope that it will be useful,
17 * but WITHOUT ANY WARRANTY; without even the implied warranty of
18 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
19 * GNU General Public License for more details.
20 *
21 * You should have received a copy of the GNU General Public License
22 * along with this program; if not, write to the Free Software
23 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
24 * MA 02111-1307 USA
25 */
26
27#ifndef __CONFIG_H
28#define __CONFIG_H
29
30/*
31 * High Level Configuration Options
32 */
33#define CONFIG_ARM1136 1 /* This is an arm1136 CPU core */
34#define CONFIG_OMAP 1 /* in a TI OMAP core */
35#define CONFIG_OMAP2420 1 /* which is in a 2420 */
36#define CONFIG_OMAP2420_APOLLON 1
37#define CONFIG_APOLLON 1
38#define CONFIG_APOLLON_PLUS 1 /* If you have apollon plus 1.x */
39
Wolfgang Denk2ea51cc2011-12-09 12:14:27 +010040#define CONFIG_ONENAND_U_BOOT y
41
Peter Pearseba348b52007-11-09 15:24:26 +000042/* Clock config to target*/
43#define PRCM_CONFIG_I 1
Wolfgang Denkc93939f2008-01-09 11:36:21 +010044/* #define PRCM_CONFIG_II 1 */
Peter Pearseba348b52007-11-09 15:24:26 +000045
46/* Boot method */
47/* uncomment if you use NOR boot */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020048/* #define CONFIG_SYS_NOR_BOOT 1 */
Peter Pearseba348b52007-11-09 15:24:26 +000049
50/* uncomment if you use NOR on CS3 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020051/* #define CONFIG_SYS_USE_NOR 1 */
Peter Pearseba348b52007-11-09 15:24:26 +000052
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020053#ifdef CONFIG_SYS_NOR_BOOT
54#undef CONFIG_SYS_USE_NOR
55#define CONFIG_SYS_USE_NOR 1
Peter Pearseba348b52007-11-09 15:24:26 +000056#endif
57
Kyungmin Park861aff12008-10-24 14:55:33 +020058/* uncommnet if you want to use UBI */
59#define CONFIG_SYS_USE_UBI
60
Peter Pearseba348b52007-11-09 15:24:26 +000061#include <asm/arch/omap2420.h> /* get chip and board defs */
62
63#define V_SCLK 12000000
64
65/* input clock of PLL */
66/* the OMAP2420 H4 has 12MHz, 13MHz, or 19.2Mhz crystal input */
67#define CONFIG_SYS_CLK_FREQ V_SCLK
68
69#undef CONFIG_USE_IRQ /* no support for IRQs */
70#define CONFIG_MISC_INIT_R
71
72#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
73#define CONFIG_SETUP_MEMORY_TAGS 1
74#define CONFIG_INITRD_TAG 1
75#define CONFIG_REVISION_TAG 1
76
77/*
78 * Size of malloc() pool
79 */
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +020080#define CONFIG_ENV_SIZE SZ_128K /* Total Size of Environment Sector */
Amul Kumar Saha47735662009-11-04 10:38:46 +053081#define CONFIG_ENV_SIZE_FLEX SZ_256K
Kyungmin Park861aff12008-10-24 14:55:33 +020082#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + SZ_1M)
Peter Pearseba348b52007-11-09 15:24:26 +000083
84/*
85 * Hardware drivers
86 */
87
88/*
89 * SMC91c96 Etherent
90 */
Nishanth Menonee1c20f2009-10-16 00:06:37 -050091#define CONFIG_LAN91C96
Peter Pearseba348b52007-11-09 15:24:26 +000092#define CONFIG_LAN91C96_BASE (APOLLON_CS1_BASE+0x300)
93#define CONFIG_LAN91C96_EXT_PHY
94
95/*
96 * NS16550 Configuration
97 */
98#define V_NS16550_CLK (48000000) /* 48MHz (APLL96/2) */
99
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200100#define CONFIG_SYS_NS16550
101#define CONFIG_SYS_NS16550_SERIAL
102#define CONFIG_SYS_NS16550_REG_SIZE (-4)
103#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK /* 3MHz (1.5MHz*2) */
104#define CONFIG_SYS_NS16550_COM1 OMAP2420_UART1
Peter Pearseba348b52007-11-09 15:24:26 +0000105
106/*
107 * select serial console configuration
108 */
109#define CONFIG_SERIAL1 1 /* UART1 on H4 */
110
Wolfgang Denkc93939f2008-01-09 11:36:21 +0100111/* allow to overwrite serial and ethaddr */
Peter Pearseba348b52007-11-09 15:24:26 +0000112#define CONFIG_ENV_OVERWRITE
113#define CONFIG_CONS_INDEX 1
114#define CONFIG_BAUDRATE 115200
Peter Pearseba348b52007-11-09 15:24:26 +0000115
Wolfgang Denkc93939f2008-01-09 11:36:21 +0100116/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
Peter Pearseba348b52007-11-09 15:24:26 +0000117#include <config_cmd_default.h>
118
119#define CONFIG_CMD_DHCP
120#define CONFIG_CMD_DIAG
121#define CONFIG_CMD_ONENAND
122
Kyungmin Park861aff12008-10-24 14:55:33 +0200123#ifdef CONFIG_SYS_USE_UBI
124#define CONFIG_CMD_JFFS2
125#define CONFIG_CMD_UBI
126#define CONFIG_RBTREE
Stefan Roese5dc958f2009-05-12 14:32:58 +0200127#define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
Kyungmin Park861aff12008-10-24 14:55:33 +0200128#define CONFIG_MTD_PARTITIONS
129#endif
130
Wolfgang Denk85c25df2009-04-01 23:34:12 +0200131#undef CONFIG_CMD_SOURCE
Peter Pearseba348b52007-11-09 15:24:26 +0000132
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200133#ifndef CONFIG_SYS_USE_NOR
Peter Pearseba348b52007-11-09 15:24:26 +0000134# undef CONFIG_CMD_FLASH
135# undef CONFIG_CMD_IMLS
136#endif
137
138#define CONFIG_BOOTP_MASK CONFIG_BOOTP_DEFAULT
139
140#define CONFIG_BOOTDELAY 1
141
142#define CONFIG_NETMASK 255.255.255.0
143#define CONFIG_IPADDR 192.168.116.25
144#define CONFIG_SERVERIP 192.168.116.1
145#define CONFIG_BOOTFILE "uImage"
146#define CONFIG_ETHADDR 00:0E:99:00:24:20
147
Kyungmin Park861aff12008-10-24 14:55:33 +0200148#ifdef CONFIG_APOLLON_PLUS
149#define CONFIG_SYS_MEM "mem=64M"
150#else
151#define CONFIG_SYS_MEM "mem=128"
152#endif
153
154#ifdef CONFIG_SYS_USE_UBI
155#define CONFIG_SYS_UBI "ubi.mtd=4"
Peter Pearseba348b52007-11-09 15:24:26 +0000156#else
Kyungmin Park861aff12008-10-24 14:55:33 +0200157#define CONFIG_SYS_UBI ""
Peter Pearseba348b52007-11-09 15:24:26 +0000158#endif
159
Kyungmin Park861aff12008-10-24 14:55:33 +0200160#define CONFIG_BOOTARGS "root=/dev/nfs rw " CONFIG_SYS_MEM \
161 " console=ttyS0,115200n8" \
162 " ip=192.168.116.25:192.168.116.1:192.168.116.1:255.255.255.0:" \
163 "apollon:eth0:off nfsroot=/tftpboot/nfsroot profile=2 " \
164 CONFIG_SYS_UBI
165
Peter Pearseba348b52007-11-09 15:24:26 +0000166#define CONFIG_EXTRA_ENV_SETTINGS \
Peter Pearsef4026142007-11-15 08:58:00 +0000167 "Image=tftp 0x80008000 Image; go 0x80008000\0" \
168 "zImage=tftp 0x80180000 zImage; go 0x80180000\0" \
169 "uImage=tftp 0x80180000 uImage; bootm 0x80180000\0" \
170 "uboot=tftp 0x80008000 u-boot.bin; go 0x80008000\0" \
Kyungmin Park861aff12008-10-24 14:55:33 +0200171 "xloader=tftp 0x80180000 x-load.bin; " \
172 " cp.w 0x80180000 0x00000400 0x1000; go 0x00000400\0" \
Peter Pearsef4026142007-11-15 08:58:00 +0000173 "syncmode50=mw.w 0x1e442 0xc0c4; mw 0x6800a060 0xe30d1201\0" \
174 "syncmode=mw.w 0x1e442 0xe0f4; mw 0x6800a060 0xe30d1201\0" \
175 "norboot=cp32 0x18040000 0x80008000 0x200000; go 0x80008000\0" \
Kyungmin Park861aff12008-10-24 14:55:33 +0200176 "oneboot=onenand read 0x80008000 0x40000 0x200000; go 0x80008000\0" \
Peter Pearseba348b52007-11-09 15:24:26 +0000177 "onesyncboot=run syncmode oneboot\0" \
Kyungmin Park861aff12008-10-24 14:55:33 +0200178 "updateb=tftp 0x80180000 u-boot-onenand.bin; " \
179 " onenand erase 0x0 0x20000; onenand write 0x80180000 0x0 0x20000\0" \
180 "ubi=setenv bootargs ${bootargs} ubi.mtd=4 ${mtdparts}; run uImage\0" \
Peter Pearseba348b52007-11-09 15:24:26 +0000181 "bootcmd=run uboot\0"
182
183/*
184 * Miscellaneous configurable options
185 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200186#define CONFIG_SYS_LONGHELP /* undef to save memory */
Robert P. J. Day23f5a2d2009-12-12 12:10:33 -0500187#define CONFIG_SYS_PROMPT "Apollon # "
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200188#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Peter Pearseba348b52007-11-09 15:24:26 +0000189/* Print Buffer Size */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200190#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
191#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
Kyungmin Park861aff12008-10-24 14:55:33 +0200192/* Boot Argument Buffer Size */
193#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
194/* memtest works on */
195#define CONFIG_SYS_MEMTEST_START (OMAP2420_SDRC_CS0)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200196#define CONFIG_SYS_MEMTEST_END (OMAP2420_SDRC_CS0+SZ_31M)
Peter Pearseba348b52007-11-09 15:24:26 +0000197
Kyungmin Park861aff12008-10-24 14:55:33 +0200198/* default load address */
199#define CONFIG_SYS_LOAD_ADDR (OMAP2420_SDRC_CS0)
Peter Pearseba348b52007-11-09 15:24:26 +0000200
Wolfgang Denkc93939f2008-01-09 11:36:21 +0100201/* The 2420 has 12 GP timers, they can be driven by the SysClk (12/13/19.2)
202 * or by 32KHz clk, or from external sig. This rate is divided by a local
Peter Pearseba348b52007-11-09 15:24:26 +0000203 * divisor.
204 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200205#define CONFIG_SYS_TIMERBASE OMAP2420_GPT2
Ladislav Michl993e57d2009-03-30 18:58:41 +0200206#define CONFIG_SYS_PTV 7 /* 2^(PTV+1) */
207#define CONFIG_SYS_HZ ((CONFIG_SYS_CLK_FREQ)/(2 << CONFIG_SYS_PTV))
Peter Pearseba348b52007-11-09 15:24:26 +0000208
209/*-----------------------------------------------------------------------
210 * Stack sizes
211 *
Wolfgang Denkc93939f2008-01-09 11:36:21 +0100212 * The stack sizes are set up in start.S using the settings below
Peter Pearseba348b52007-11-09 15:24:26 +0000213 */
214#define CONFIG_STACKSIZE SZ_128K /* regular stack */
Peter Pearseba348b52007-11-09 15:24:26 +0000215
216/*-----------------------------------------------------------------------
217 * Physical Memory Map
218 */
219#define CONFIG_NR_DRAM_BANKS 1 /* CS1 may or may not be populated */
220#define PHYS_SDRAM_1 OMAP2420_SDRC_CS0
221#define PHYS_SDRAM_1_SIZE SZ_128M
222#define PHYS_SDRAM_2 OMAP2420_SDRC_CS1
223
224/*-----------------------------------------------------------------------
225 * FLASH and environment organization
226 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200227#ifdef CONFIG_SYS_USE_NOR
Peter Pearseba348b52007-11-09 15:24:26 +0000228/* OneNAND boot, NOR has CS3, But NOR has CS0 when NOR boot */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200229# define CONFIG_SYS_FLASH_BASE 0x18000000
230# define CONFIG_SYS_MAX_FLASH_BANKS 1
231# define CONFIG_SYS_MAX_FLASH_SECT 1024
Peter Pearseba348b52007-11-09 15:24:26 +0000232/*-----------------------------------------------------------------------
Peter Pearseba348b52007-11-09 15:24:26 +0000233 * CFI FLASH driver setup
234 */
Kyungmin Park861aff12008-10-24 14:55:33 +0200235/* Flash memory is CFI compliant */
236# define CONFIG_SYS_FLASH_CFI 1
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200237# define CONFIG_FLASH_CFI_DRIVER 1 /* Use drivers/cfi_flash.c */
Kyungmin Park861aff12008-10-24 14:55:33 +0200238/* Use buffered writes (~10x faster) */
239/* #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1 */
240/* Use h/w sector protection*/
241# define CONFIG_SYS_FLASH_PROTECTION 1
Peter Pearseba348b52007-11-09 15:24:26 +0000242
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200243#else /* !CONFIG_SYS_USE_NOR */
244# define CONFIG_SYS_NO_FLASH 1
245#endif /* CONFIG_SYS_USE_NOR */
Peter Pearseba348b52007-11-09 15:24:26 +0000246
247/* OneNAND boot, OneNAND has CS0, NOR boot ONeNAND has CS2 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200248#define CONFIG_SYS_ONENAND_BASE 0x00000000
Rohit Hagargundgi993992b2009-03-09 19:45:46 +0530249#define CONFIG_SYS_MONITOR_LEN SZ_256K /* U-Boot image size */
Jean-Christophe PLAGNIOL-VILLARD75989162008-09-10 22:47:59 +0200250#define CONFIG_ENV_IS_IN_ONENAND 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200251#define CONFIG_ENV_ADDR 0x00020000
Amul Kumar Saha47735662009-11-04 10:38:46 +0530252#define CONFIG_ENV_ADDR_FLEX 0x00040000
Peter Pearseba348b52007-11-09 15:24:26 +0000253
Kyungmin Park861aff12008-10-24 14:55:33 +0200254#ifdef CONFIG_SYS_USE_UBI
Stefan Roeseb1423dd2009-03-19 13:30:36 +0100255#define CONFIG_CMD_MTDPARTS
Kyungmin Park861aff12008-10-24 14:55:33 +0200256#define MTDIDS_DEFAULT "onenand0=onenand"
257#define MTDPARTS_DEFAULT "mtdparts=onenand:128k(bootloader)," \
258 "128k(params)," \
259 "2m(kernel)," \
260 "16m(rootfs)," \
261 "32m(fs)," \
262 "-(ubifs)"
263#endif
264
Igor Grinbergfa63aa72011-06-24 09:34:38 +0000265#define PHYS_SRAM 0x4020F800
266#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
267#define CONFIG_SYS_INIT_SP_ADDR PHYS_SRAM
268
Peter Pearseba348b52007-11-09 15:24:26 +0000269#endif /* __CONFIG_H */