Blame - include/configs/usb_a9263.h - filogic/uboot

blob: 2b6078a1cc9a71c4ecb7c33f432b009c4cd954fd [file] [log] [blame]

Tom Rini	10e4779	2018-05-06 17:58:06 -0400	[diff] [blame]	1	/* SPDX-License-Identifier: GPL-2.0+ */
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	2	/*
				3	* (C) Copyright 2007-2013
				4	* Stelian Pop <stelian.pop@leadtechdesign.com>
				5	* Lead Tech Design <www.leadtechdesign.com>
				6	* Thomas Petazzoni, Free Electrons, <thomas.petazzoni@free-electrons.com>
				7	* Mateusz Kulikowski <mateusz.kulikowski@gmail.com>
				8	*
				9	* Settings for Calao USB-A9263 board
				10	*
				11	* U-Boot image has to be less than 200704 bytes, otherwise at91bootstrap
				12	* installed on board will not be able to load it properly.
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	13	*/
				14
				15	#ifndef __CONFIG_H
				16	#define __CONFIG_H
				17	#include <asm/hardware.h>
				18
				19	/* ARM asynchronous clock */
				20	#define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */
				21	#define CONFIG_SYS_AT91_SLOW_CLOCK 32768
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	22
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	23	/*
				24	* Hardware drivers
				25	*/
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	26
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	27	/* SDRAM */
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	28	#define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1
				29	#define CONFIG_SYS_SDRAM_SIZE 0x04000000
				30
				31	#define CONFIG_SYS_INIT_SP_ADDR \
Wenyou.Yang@microchip.com	d5d2916	2017-07-21 17:07:46 +0800	[diff] [blame]	32	(ATMEL_BASE_SRAM1 + 16 * 1024 - GENERATED_GBL_DATA_SIZE)
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	33
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	34	/* NAND flash */
				35	#ifdef CONFIG_CMD_NAND
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	36	#define CONFIG_SYS_MAX_NAND_DEVICE 1
				37	#define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3
				38	/* our ALE is AD21 */
				39	#define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
				40	/* our CLE is AD22 */
				41	#define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
				42	#define CONFIG_SYS_NAND_ENABLE_PIN GPIO_PIN_PD(15)
				43	#define CONFIG_SYS_NAND_READY_PIN GPIO_PIN_PA(22)
				44	#endif
				45
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	46	/* USB */
				47	#ifdef CONFIG_CMD_USB
				48	#define CONFIG_USB_ATMEL
				49	#define CONFIG_USB_OHCI_NEW
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	50	#define CONFIG_SYS_USB_OHCI_CPU_INIT
				51	#define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00a00000
				52	#define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9263"
				53	#define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	54	#endif
				55
Wenyou.Yang@microchip.com	d5d2916	2017-07-21 17:07:46 +0800	[diff] [blame]	56	/* bootstrap + u-boot + env + linux in dataflash on CS0 */
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	57	#define CONFIG_EXTRA_ENV_SETTINGS \
Tom Rini	5ad8e11	2017-10-22 17:55:07 -0400	[diff] [blame]	58	"mtdparts=" CONFIG_MTDPARTS_DEFAULT "\0" \
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	59
Mateusz Kulikowski	6a302ae	2013-12-02 23:30:58 +0100	[diff] [blame]	60	#endif