Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c9285bf61ab39091553fce5c8871797a55f31f07 / . / configs / A33-OLinuXino_defconfig
blob: 4389856987fac65a12a0b87fb5324b5e9b4f0d2b [file] [log] [blame]
Stefan Mavrodiev5aa576d2016-09-02 15:21:37 +0300[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SUNXI=y
Tom Rinic9285bf2019-04-29 15:54:04 -0400[diff] [blame^]3CONFIG_NR_DRAM_BANKS=1
Tom Rini9bd09622018-04-07 20:27:54 -0400[diff] [blame]4CONFIG_SPL=y
Stefan Mavrodiev5aa576d2016-09-02 15:21:37 +0300[diff] [blame]5CONFIG_MACH_SUN8I_A33=y
Stefan Mavrodiev5aa576d2016-09-02 15:21:37 +0300[diff] [blame]6CONFIG_DRAM_CLK=432
7CONFIG_DRAM_ZQ=15291
8CONFIG_DRAM_ODT_EN=y
Stefan Mavrodiev5aa576d2016-09-02 15:21:37 +0300[diff] [blame]9CONFIG_MMC0_CD_PIN="PB4"
10CONFIG_USB0_VBUS_PIN="AXP0-VBUS-ENABLE"
11CONFIG_USB0_VBUS_DET="AXP0-VBUS-DETECT"
Stefan Mavrodiev5aa576d2016-09-02 15:21:37 +0300[diff] [blame]12CONFIG_USB0_ID_DET="PB3"
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]13CONFIG_AXP_GPIO=y
14CONFIG_VIDEO_LCD_MODE="x:800,y:480,depth:18,pclk_khz:33000,le:16,ri:209,up:22,lo:22,hs:30,vs:1,sync:3,vmode:0"
15CONFIG_VIDEO_LCD_DCLK_PHASE=0
16CONFIG_VIDEO_LCD_BL_EN="PB2"
17CONFIG_VIDEO_LCD_BL_PWM="PH0"
Stefan Mavrodiev5aa576d2016-09-02 15:21:37 +0300[diff] [blame]18# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Stefan Mavrodiev5aa576d2016-09-02 15:21:37 +0300[diff] [blame]19# CONFIG_CMD_FLASH is not set
Patrick Delaunayf7e07722017-01-27 11:00:37 +0100[diff] [blame]20# CONFIG_SPL_DOS_PARTITION is not set
Patrick Delaunay8a4f2bd2017-01-27 11:00:41 +0100[diff] [blame]21# CONFIG_SPL_EFI_PARTITION is not set
Tom Rini74060322018-09-03 15:26:12 -0400[diff] [blame]22CONFIG_DEFAULT_DEVICE_TREE="sun8i-a33-olinuxino"
Stefan Mavrodiev5aa576d2016-09-02 15:21:37 +0300[diff] [blame]23CONFIG_AXP_DCDC1_VOLT=3300
Tom Riniafea41d2016-09-08 16:11:59 -0400[diff] [blame]24CONFIG_USB_MUSB_HOST=y
Tom Rini504997e2017-08-25 17:50:26 -0400[diff] [blame]25CONFIG_SYS_USB_EVENT_POLL_VIA_INT_QUEUE=y