Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c90263c80d5cd08f1a78087b1eaa6f89a6e29d65 / . / configs / mvebu_mcbin-88f8040_defconfig
blob: c5cb8bc8d07b40a28c2e907fd988bdb84745399c [file] [log] [blame]
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]1CONFIG_ARM=y
Adam Fordd36b1022019-08-14 08:29:25 -0500[diff] [blame]2CONFIG_ARCH_CPU_INIT=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]3CONFIG_ARCH_MVEBU=y
Tom Rini07edfae2018-02-03 12:10:38 -0500[diff] [blame]4CONFIG_SYS_TEXT_BASE=0x00000000
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x2000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=2
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]7CONFIG_TARGET_MVEBU_ARMADA_8K=y
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]8CONFIG_ENV_SIZE=0x10000
9CONFIG_ENV_OFFSET=0x180000
Tom Rini47dece32020-04-28 16:15:47 -0400[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x10000
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]11CONFIG_DM_GPIO=y
Tom Rinie0056d72018-06-04 11:57:37 -0400[diff] [blame]12CONFIG_DEBUG_UART_BASE=0xf0512000
13CONFIG_DEBUG_UART_CLOCK=200000000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]14CONFIG_DEFAULT_DEVICE_TREE="armada-8040-mcbin"
Tom Rini256aa742017-06-19 09:47:40 -0400[diff] [blame]15CONFIG_DEBUG_UART=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]16CONFIG_AHCI=y
Tom Rinib9baf7f2017-12-18 20:19:09 -0500[diff] [blame]17CONFIG_DISTRO_DEFAULTS=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]18# CONFIG_SYS_MALLOC_CLEAR_ON_INIT is not set
Simon Glass4be229d2019-07-20 20:51:14 -0600[diff] [blame]19CONFIG_USE_PREBOOT=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]20CONFIG_SYS_CONSOLE_INFO_QUIET=y
21# CONFIG_DISPLAY_CPUINFO is not set
22# CONFIG_DISPLAY_BOARDINFO is not set
Mario Sixf7055442018-03-28 14:38:17 +0200[diff] [blame]23CONFIG_DISPLAY_BOARDINFO_LATE=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]24CONFIG_ARCH_EARLY_INIT_R=y
25CONFIG_BOARD_EARLY_INIT_F=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]26CONFIG_CMD_GPIO=y
27CONFIG_CMD_I2C=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]28CONFIG_CMD_MMC=y
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]29CONFIG_CMD_PCI=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]30CONFIG_CMD_SPI=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]31CONFIG_CMD_USB=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]32# CONFIG_CMD_SETEXPR is not set
33CONFIG_CMD_TFTPPUT=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]34CONFIG_CMD_CACHE=y
35CONFIG_CMD_TIME=y
36CONFIG_CMD_MVEBU_BUBT=y
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]37CONFIG_CMD_REGULATOR=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]38CONFIG_CMD_EXT4_WRITE=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]39CONFIG_MAC_PARTITION=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]40CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]41CONFIG_ENV_IS_IN_SPI_FLASH=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]42CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Baruch Siach88c5a9d2018-11-22 13:42:12 +0200[diff] [blame]43CONFIG_NET_RANDOM_ETHADDR=y
Ken Ma1eeac422018-05-25 15:49:27 +0800[diff] [blame]44CONFIG_AHCI_MVEBU=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]45CONFIG_DM_I2C=y
46CONFIG_SYS_I2C_MVTWSI=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]47CONFIG_MISC=y
48CONFIG_DM_MMC=y
49CONFIG_MMC_SDHCI=y
50CONFIG_MMC_SDHCI_XENON=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]51CONFIG_SF_DEFAULT_MODE=0
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]52CONFIG_SPI_FLASH_MACRONIX=y
53CONFIG_SPI_FLASH_SPANSION=y
54CONFIG_SPI_FLASH_STMICRO=y
55CONFIG_SPI_FLASH_WINBOND=y
Baruch Siach88c5a9d2018-11-22 13:42:12 +0200[diff] [blame]56CONFIG_PHY_MARVELL=y
Tom Rinica22e962017-08-07 22:00:34 -0400[diff] [blame]57CONFIG_PHY_GIGE=y
Baruch Siach88c5a9d2018-11-22 13:42:12 +0200[diff] [blame]58CONFIG_MVPP2=y
Heinrich Schuchardt45c00512018-12-26 10:37:55 +0100[diff] [blame]59CONFIG_NVME=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]60CONFIG_PCI=y
61CONFIG_DM_PCI=y
62CONFIG_PCIE_DW_MVEBU=y
63CONFIG_MVEBU_COMPHY_SUPPORT=y
64CONFIG_PINCTRL=y
Stefan Roeseafa4f622017-05-09 13:35:44 +0200[diff] [blame]65CONFIG_PINCTRL_ARMADA_8K=y
Tom Rini79f4eea2017-05-01 11:41:11 -0400[diff] [blame]66CONFIG_DM_REGULATOR_FIXED=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]67CONFIG_DEBUG_UART_SHIFT=2
68CONFIG_DEBUG_UART_ANNOUNCE=y
69CONFIG_SYS_NS16550=y
Tuomas Tynkkynen13b5cb82018-02-07 02:42:22 +0200[diff] [blame]70CONFIG_KIRKWOOD_SPI=y
Konstantin Porotchkin472ab522017-02-09 12:39:37 +0200[diff] [blame]71CONFIG_USB=y
72CONFIG_DM_USB=y
73CONFIG_USB_XHCI_HCD=y
74CONFIG_USB_EHCI_HCD=y
Chris Packham547cf412017-08-28 20:50:45 +1200[diff] [blame]75CONFIG_USB_HOST_ETHER=y
Chris Packhamb110e112017-08-28 20:50:46 +1200[diff] [blame]76CONFIG_USB_ETHER_ASIX=y
77CONFIG_USB_ETHER_MCS7830=y
78CONFIG_USB_ETHER_RTL8152=y
79CONFIG_USB_ETHER_SMSC95XX=y