blob: d7a3cf665e653e81da0639d4fad69318c22fcab4 [file] [log] [blame]
wdenke85390d2002-04-01 14:29:03 +00001/*
2 * COM1 NS16550 support
Stefan Roese88fbf932010-04-15 16:07:28 +02003 * originally from linux source (arch/powerpc/boot/ns16550.c)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +02004 * modified to use CONFIG_SYS_ISA_MEM and new defines
wdenke85390d2002-04-01 14:29:03 +00005 */
6
Simon Glasse98e01e2014-09-04 16:27:32 -06007#include <common.h>
Simon Glass79a9da32014-09-04 16:27:34 -06008#include <dm.h>
9#include <errno.h>
10#include <fdtdec.h>
wdenke85390d2002-04-01 14:29:03 +000011#include <ns16550.h>
Simon Glass79a9da32014-09-04 16:27:34 -060012#include <serial.h>
Ladislav Michlcc294422010-02-01 23:34:25 +010013#include <watchdog.h>
Graeme Russ14f06e62010-04-24 00:05:46 +100014#include <linux/types.h>
15#include <asm/io.h>
wdenke85390d2002-04-01 14:29:03 +000016
Simon Glass79a9da32014-09-04 16:27:34 -060017DECLARE_GLOBAL_DATA_PTR;
18
Detlev Zundel166fb542009-04-03 11:53:01 +020019#define UART_LCRVAL UART_LCR_8N1 /* 8 data, 1 stop, no parity */
20#define UART_MCRVAL (UART_MCR_DTR | \
21 UART_MCR_RTS) /* RTS/DTR */
22#define UART_FCRVAL (UART_FCR_FIFO_EN | \
23 UART_FCR_RXSR | \
24 UART_FCR_TXSR) /* Clear & enable FIFOs */
Simon Glass79a9da32014-09-04 16:27:34 -060025
26#ifndef CONFIG_DM_SERIAL
Graeme Russ14f06e62010-04-24 00:05:46 +100027#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
Simon Glassdd5497c2011-10-15 19:14:09 +000028#define serial_out(x, y) outb(x, (ulong)y)
29#define serial_in(y) inb((ulong)y)
Dave Aldridgea51bebc2011-09-01 22:47:14 +000030#elif defined(CONFIG_SYS_NS16550_MEM32) && (CONFIG_SYS_NS16550_REG_SIZE > 0)
Simon Glassdd5497c2011-10-15 19:14:09 +000031#define serial_out(x, y) out_be32(y, x)
32#define serial_in(y) in_be32(y)
Dave Aldridgea51bebc2011-09-01 22:47:14 +000033#elif defined(CONFIG_SYS_NS16550_MEM32) && (CONFIG_SYS_NS16550_REG_SIZE < 0)
Simon Glassdd5497c2011-10-15 19:14:09 +000034#define serial_out(x, y) out_le32(y, x)
35#define serial_in(y) in_le32(y)
Graeme Russ14f06e62010-04-24 00:05:46 +100036#else
Simon Glassdd5497c2011-10-15 19:14:09 +000037#define serial_out(x, y) writeb(x, y)
38#define serial_in(y) readb(y)
Graeme Russ14f06e62010-04-24 00:05:46 +100039#endif
Simon Glass79a9da32014-09-04 16:27:34 -060040#endif /* !CONFIG_DM_SERIAL */
wdenke85390d2002-04-01 14:29:03 +000041
Khoronzhuk, Ivan80902982014-07-16 00:59:25 +030042#if defined(CONFIG_SOC_KEYSTONE)
Vitaly Andrianov7bcf4d62014-04-04 13:16:53 -040043#define UART_REG_VAL_PWREMU_MGMT_UART_DISABLE 0
44#define UART_REG_VAL_PWREMU_MGMT_UART_ENABLE ((1 << 14) | (1 << 13) | (1 << 0))
Karicheri, Muralidharancbc08882014-04-09 15:38:46 -040045#undef UART_MCRVAL
46#ifdef CONFIG_SERIAL_HW_FLOW_CONTROL
47#define UART_MCRVAL (UART_MCR_RTS | UART_MCR_AFE)
48#else
49#define UART_MCRVAL (UART_MCR_RTS)
50#endif
Vitaly Andrianov7bcf4d62014-04-04 13:16:53 -040051#endif
52
Prafulla Wadaskar66216372010-10-27 21:58:31 +053053#ifndef CONFIG_SYS_NS16550_IER
54#define CONFIG_SYS_NS16550_IER 0x00
55#endif /* CONFIG_SYS_NS16550_IER */
56
Simon Glass79a9da32014-09-04 16:27:34 -060057#ifdef CONFIG_DM_SERIAL
Simon Glass79a9da32014-09-04 16:27:34 -060058
Thomas Chou16b2e7e2015-11-19 21:48:05 +080059#ifndef CONFIG_SYS_NS16550_CLK
60#define CONFIG_SYS_NS16550_CLK 0
61#endif
62
Simon Glassb31fb122015-02-27 22:06:26 -070063static inline void serial_out_shift(void *addr, int shift, int value)
Simon Glass6aba4fd2015-01-26 18:27:08 -070064{
Simon Glass79a9da32014-09-04 16:27:34 -060065#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
Simon Glass96e230b2014-10-10 07:49:13 -060066 outb(value, (ulong)addr);
Simon Glass79a9da32014-09-04 16:27:34 -060067#elif defined(CONFIG_SYS_NS16550_MEM32) && !defined(CONFIG_SYS_BIG_ENDIAN)
68 out_le32(addr, value);
69#elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_BIG_ENDIAN)
70 out_be32(addr, value);
Simon Glass0b31ec72015-05-12 14:55:02 -060071#elif defined(CONFIG_SYS_NS16550_MEM32)
72 writel(value, addr);
Simon Glass79a9da32014-09-04 16:27:34 -060073#elif defined(CONFIG_SYS_BIG_ENDIAN)
Simon Glass6aba4fd2015-01-26 18:27:08 -070074 writeb(value, addr + (1 << shift) - 1);
Simon Glass79a9da32014-09-04 16:27:34 -060075#else
76 writeb(value, addr);
77#endif
78}
79
Simon Glassb31fb122015-02-27 22:06:26 -070080static inline int serial_in_shift(void *addr, int shift)
Simon Glass79a9da32014-09-04 16:27:34 -060081{
Simon Glass79a9da32014-09-04 16:27:34 -060082#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
Simon Glass96e230b2014-10-10 07:49:13 -060083 return inb((ulong)addr);
Simon Glass79a9da32014-09-04 16:27:34 -060084#elif defined(CONFIG_SYS_NS16550_MEM32) && !defined(CONFIG_SYS_BIG_ENDIAN)
85 return in_le32(addr);
86#elif defined(CONFIG_SYS_NS16550_MEM32) && defined(CONFIG_SYS_BIG_ENDIAN)
87 return in_be32(addr);
Simon Glass0b31ec72015-05-12 14:55:02 -060088#elif defined(CONFIG_SYS_NS16550_MEM32)
89 return readl(addr);
Simon Glass79a9da32014-09-04 16:27:34 -060090#elif defined(CONFIG_SYS_BIG_ENDIAN)
Axel Linb5c372d2015-02-28 15:55:36 +080091 return readb(addr + (1 << shift) - 1);
Simon Glass79a9da32014-09-04 16:27:34 -060092#else
93 return readb(addr);
94#endif
95}
96
Simon Glass6aba4fd2015-01-26 18:27:08 -070097static void ns16550_writeb(NS16550_t port, int offset, int value)
98{
99 struct ns16550_platdata *plat = port->plat;
100 unsigned char *addr;
101
102 offset *= 1 << plat->reg_shift;
Paul Burtonc8acc892016-05-17 07:43:26 +0100103 addr = (unsigned char *)plat->base + offset;
104
Simon Glass6aba4fd2015-01-26 18:27:08 -0700105 /*
106 * As far as we know it doesn't make sense to support selection of
107 * these options at run-time, so use the existing CONFIG options.
108 */
Michal Simek7e0cdc42016-02-16 16:17:49 +0100109 serial_out_shift(addr + plat->reg_offset, plat->reg_shift, value);
Simon Glass6aba4fd2015-01-26 18:27:08 -0700110}
111
112static int ns16550_readb(NS16550_t port, int offset)
113{
114 struct ns16550_platdata *plat = port->plat;
115 unsigned char *addr;
116
117 offset *= 1 << plat->reg_shift;
Paul Burtonc8acc892016-05-17 07:43:26 +0100118 addr = (unsigned char *)plat->base + offset;
Simon Glass6aba4fd2015-01-26 18:27:08 -0700119
Michal Simek7e0cdc42016-02-16 16:17:49 +0100120 return serial_in_shift(addr + plat->reg_offset, plat->reg_shift);
Simon Glass6aba4fd2015-01-26 18:27:08 -0700121}
122
Simon Glass79a9da32014-09-04 16:27:34 -0600123/* We can clean these up once everything is moved to driver model */
124#define serial_out(value, addr) \
Simon Glassb31fb122015-02-27 22:06:26 -0700125 ns16550_writeb(com_port, \
126 (unsigned char *)addr - (unsigned char *)com_port, value)
Simon Glass79a9da32014-09-04 16:27:34 -0600127#define serial_in(addr) \
Simon Glassb31fb122015-02-27 22:06:26 -0700128 ns16550_readb(com_port, \
129 (unsigned char *)addr - (unsigned char *)com_port)
Simon Glass79a9da32014-09-04 16:27:34 -0600130#endif
131
Simon Glass27afb522015-01-26 18:27:09 -0700132static inline int calc_divisor(NS16550_t port, int clock, int baudrate)
Simon Glasse98e01e2014-09-04 16:27:32 -0600133{
134 const unsigned int mode_x_div = 16;
135
Simon Glass27afb522015-01-26 18:27:09 -0700136 return DIV_ROUND_CLOSEST(clock, mode_x_div * baudrate);
137}
138
139int ns16550_calc_divisor(NS16550_t port, int clock, int baudrate)
140{
Simon Glasse98e01e2014-09-04 16:27:32 -0600141#ifdef CONFIG_OMAP1510
142 /* If can't cleanly clock 115200 set div to 1 */
143 if ((clock == 12000000) && (baudrate == 115200)) {
144 port->osc_12m_sel = OSC_12M_SEL; /* enable 6.5 * divisor */
145 return 1; /* return 1 for base divisor */
146 }
147 port->osc_12m_sel = 0; /* clear if previsouly set */
148#endif
149
Simon Glass27afb522015-01-26 18:27:09 -0700150 return calc_divisor(port, clock, baudrate);
Simon Glasse98e01e2014-09-04 16:27:32 -0600151}
152
Simon Glassc31ebfe2014-09-04 16:27:33 -0600153static void NS16550_setbrg(NS16550_t com_port, int baud_divisor)
154{
155 serial_out(UART_LCR_BKSE | UART_LCRVAL, &com_port->lcr);
156 serial_out(baud_divisor & 0xff, &com_port->dll);
157 serial_out((baud_divisor >> 8) & 0xff, &com_port->dlm);
158 serial_out(UART_LCRVAL, &com_port->lcr);
159}
160
Simon Glassdd5497c2011-10-15 19:14:09 +0000161void NS16550_init(NS16550_t com_port, int baud_divisor)
wdenke85390d2002-04-01 14:29:03 +0000162{
Gregoire Gentil6b05d0a2014-11-10 11:04:10 -0800163#if (defined(CONFIG_SPL_BUILD) && \
164 (defined(CONFIG_OMAP34XX) || defined(CONFIG_OMAP44XX)))
Manfred Huberf9b8ae32013-03-29 02:52:36 +0000165 /*
Gregoire Gentil6b05d0a2014-11-10 11:04:10 -0800166 * On some OMAP3/OMAP4 devices when UART3 is configured for boot mode
167 * before SPL starts only THRE bit is set. We have to empty the
168 * transmitter before initialization starts.
Manfred Huberf9b8ae32013-03-29 02:52:36 +0000169 */
170 if ((serial_in(&com_port->lsr) & (UART_LSR_TEMT | UART_LSR_THRE))
171 == UART_LSR_THRE) {
Simon Glass79a9da32014-09-04 16:27:34 -0600172 if (baud_divisor != -1)
173 NS16550_setbrg(com_port, baud_divisor);
Manfred Huberf9b8ae32013-03-29 02:52:36 +0000174 serial_out(0, &com_port->mdr1);
175 }
176#endif
177
Scott Wood6c6f0612012-09-18 18:19:05 -0500178 while (!(serial_in(&com_port->lsr) & UART_LSR_TEMT))
179 ;
180
Prafulla Wadaskar66216372010-10-27 21:58:31 +0530181 serial_out(CONFIG_SYS_NS16550_IER, &com_port->ier);
Tom Rinifc695e32013-12-20 11:19:33 -0500182#if defined(CONFIG_OMAP) || defined(CONFIG_AM33XX) || \
183 defined(CONFIG_TI81XX) || defined(CONFIG_AM43XX)
Graeme Russ14f06e62010-04-24 00:05:46 +1000184 serial_out(0x7, &com_port->mdr1); /* mode select reset TL16C750*/
wdenk21136db2003-07-16 21:53:01 +0000185#endif
Graeme Russ14f06e62010-04-24 00:05:46 +1000186 serial_out(UART_MCRVAL, &com_port->mcr);
187 serial_out(UART_FCRVAL, &com_port->fcr);
Simon Glass79a9da32014-09-04 16:27:34 -0600188 if (baud_divisor != -1)
189 NS16550_setbrg(com_port, baud_divisor);
Masahiro Yamada641e3ce2014-07-30 19:11:41 +0900190#if defined(CONFIG_OMAP) || \
Matt Porter7967b1a2013-03-15 10:07:09 +0000191 defined(CONFIG_AM33XX) || defined(CONFIG_SOC_DA8XX) || \
TENART Antoinea6be77c2013-07-02 12:05:58 +0200192 defined(CONFIG_TI81XX) || defined(CONFIG_AM43XX)
Chandan Nath7d744102011-10-14 02:58:26 +0000193
Simon Glassdd5497c2011-10-15 19:14:09 +0000194 /* /16 is proper to hit 115200 with 48MHz */
195 serial_out(0, &com_port->mdr1);
Mike Frysingerd0e97862009-02-11 20:26:52 -0500196#endif /* CONFIG_OMAP */
Khoronzhuk, Ivan80902982014-07-16 00:59:25 +0300197#if defined(CONFIG_SOC_KEYSTONE)
Vitaly Andrianov7bcf4d62014-04-04 13:16:53 -0400198 serial_out(UART_REG_VAL_PWREMU_MGMT_UART_ENABLE, &com_port->regC);
199#endif
wdenke85390d2002-04-01 14:29:03 +0000200}
201
Ron Madriddfa028a2009-02-18 14:30:44 -0800202#ifndef CONFIG_NS16550_MIN_FUNCTIONS
Simon Glassdd5497c2011-10-15 19:14:09 +0000203void NS16550_reinit(NS16550_t com_port, int baud_divisor)
wdenke85390d2002-04-01 14:29:03 +0000204{
Prafulla Wadaskar66216372010-10-27 21:58:31 +0530205 serial_out(CONFIG_SYS_NS16550_IER, &com_port->ier);
Simon Glassc31ebfe2014-09-04 16:27:33 -0600206 NS16550_setbrg(com_port, 0);
Graeme Russ14f06e62010-04-24 00:05:46 +1000207 serial_out(UART_MCRVAL, &com_port->mcr);
208 serial_out(UART_FCRVAL, &com_port->fcr);
Simon Glassc31ebfe2014-09-04 16:27:33 -0600209 NS16550_setbrg(com_port, baud_divisor);
wdenke85390d2002-04-01 14:29:03 +0000210}
Ron Madriddfa028a2009-02-18 14:30:44 -0800211#endif /* CONFIG_NS16550_MIN_FUNCTIONS */
wdenke85390d2002-04-01 14:29:03 +0000212
Simon Glassdd5497c2011-10-15 19:14:09 +0000213void NS16550_putc(NS16550_t com_port, char c)
wdenke85390d2002-04-01 14:29:03 +0000214{
Simon Glassdd5497c2011-10-15 19:14:09 +0000215 while ((serial_in(&com_port->lsr) & UART_LSR_THRE) == 0)
216 ;
Graeme Russ14f06e62010-04-24 00:05:46 +1000217 serial_out(c, &com_port->thr);
Stefan Roese57b99882010-10-12 09:39:45 +0200218
219 /*
220 * Call watchdog_reset() upon newline. This is done here in putc
221 * since the environment code uses a single puts() to print the complete
222 * environment upon "printenv". So we can't put this watchdog call
223 * in puts().
224 */
225 if (c == '\n')
226 WATCHDOG_RESET();
wdenke85390d2002-04-01 14:29:03 +0000227}
228
Ron Madriddfa028a2009-02-18 14:30:44 -0800229#ifndef CONFIG_NS16550_MIN_FUNCTIONS
Simon Glassdd5497c2011-10-15 19:14:09 +0000230char NS16550_getc(NS16550_t com_port)
wdenke85390d2002-04-01 14:29:03 +0000231{
Graeme Russ14f06e62010-04-24 00:05:46 +1000232 while ((serial_in(&com_port->lsr) & UART_LSR_DR) == 0) {
Marek Vasut9e1fca92012-09-15 10:25:19 +0200233#if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_USB_TTY)
wdenk29e7f5a2004-03-12 00:14:09 +0000234 extern void usbtty_poll(void);
235 usbtty_poll();
236#endif
Ladislav Michlcc294422010-02-01 23:34:25 +0100237 WATCHDOG_RESET();
wdenk29e7f5a2004-03-12 00:14:09 +0000238 }
Graeme Russ14f06e62010-04-24 00:05:46 +1000239 return serial_in(&com_port->rbr);
wdenke85390d2002-04-01 14:29:03 +0000240}
241
Simon Glassdd5497c2011-10-15 19:14:09 +0000242int NS16550_tstc(NS16550_t com_port)
wdenke85390d2002-04-01 14:29:03 +0000243{
Simon Glassdd5497c2011-10-15 19:14:09 +0000244 return (serial_in(&com_port->lsr) & UART_LSR_DR) != 0;
wdenke85390d2002-04-01 14:29:03 +0000245}
246
Ron Madriddfa028a2009-02-18 14:30:44 -0800247#endif /* CONFIG_NS16550_MIN_FUNCTIONS */
Simon Glass79a9da32014-09-04 16:27:34 -0600248
Simon Glass27afb522015-01-26 18:27:09 -0700249#ifdef CONFIG_DEBUG_UART_NS16550
250
251#include <debug_uart.h>
252
Simon Glass92465162015-06-23 15:39:06 -0600253#define serial_dout(reg, value) \
254 serial_out_shift((char *)com_port + \
255 ((char *)reg - (char *)com_port) * \
256 (1 << CONFIG_DEBUG_UART_SHIFT), \
257 CONFIG_DEBUG_UART_SHIFT, value)
258#define serial_din(reg) \
259 serial_in_shift((char *)com_port + \
260 ((char *)reg - (char *)com_port) * \
261 (1 << CONFIG_DEBUG_UART_SHIFT), \
262 CONFIG_DEBUG_UART_SHIFT)
263
Simon Glass60517d72015-10-18 19:51:23 -0600264static inline void _debug_uart_init(void)
Simon Glass27afb522015-01-26 18:27:09 -0700265{
266 struct NS16550 *com_port = (struct NS16550 *)CONFIG_DEBUG_UART_BASE;
267 int baud_divisor;
268
269 /*
270 * We copy the code from above because it is already horribly messy.
271 * Trying to refactor to nicely remove the duplication doesn't seem
272 * feasible. The better fix is to move all users of this driver to
273 * driver model.
274 */
275 baud_divisor = calc_divisor(com_port, CONFIG_DEBUG_UART_CLOCK,
276 CONFIG_BAUDRATE);
Simon Glass92465162015-06-23 15:39:06 -0600277 serial_dout(&com_port->ier, CONFIG_SYS_NS16550_IER);
278 serial_dout(&com_port->mcr, UART_MCRVAL);
279 serial_dout(&com_port->fcr, UART_FCRVAL);
Simon Glass27afb522015-01-26 18:27:09 -0700280
Simon Glass92465162015-06-23 15:39:06 -0600281 serial_dout(&com_port->lcr, UART_LCR_BKSE | UART_LCRVAL);
282 serial_dout(&com_port->dll, baud_divisor & 0xff);
283 serial_dout(&com_port->dlm, (baud_divisor >> 8) & 0xff);
284 serial_dout(&com_port->lcr, UART_LCRVAL);
Simon Glass27afb522015-01-26 18:27:09 -0700285}
286
287static inline void _debug_uart_putc(int ch)
288{
289 struct NS16550 *com_port = (struct NS16550 *)CONFIG_DEBUG_UART_BASE;
290
Simon Glass92465162015-06-23 15:39:06 -0600291 while (!(serial_din(&com_port->lsr) & UART_LSR_THRE))
Simon Glass27afb522015-01-26 18:27:09 -0700292 ;
Simon Glass92465162015-06-23 15:39:06 -0600293 serial_dout(&com_port->thr, ch);
Simon Glass27afb522015-01-26 18:27:09 -0700294}
295
296DEBUG_UART_FUNCS
297
298#endif
299
Simon Glass79a9da32014-09-04 16:27:34 -0600300#ifdef CONFIG_DM_SERIAL
301static int ns16550_serial_putc(struct udevice *dev, const char ch)
302{
303 struct NS16550 *const com_port = dev_get_priv(dev);
304
305 if (!(serial_in(&com_port->lsr) & UART_LSR_THRE))
306 return -EAGAIN;
307 serial_out(ch, &com_port->thr);
308
309 /*
310 * Call watchdog_reset() upon newline. This is done here in putc
311 * since the environment code uses a single puts() to print the complete
312 * environment upon "printenv". So we can't put this watchdog call
313 * in puts().
314 */
315 if (ch == '\n')
316 WATCHDOG_RESET();
317
318 return 0;
319}
320
321static int ns16550_serial_pending(struct udevice *dev, bool input)
322{
323 struct NS16550 *const com_port = dev_get_priv(dev);
324
325 if (input)
326 return serial_in(&com_port->lsr) & UART_LSR_DR ? 1 : 0;
327 else
328 return serial_in(&com_port->lsr) & UART_LSR_THRE ? 0 : 1;
329}
330
331static int ns16550_serial_getc(struct udevice *dev)
332{
333 struct NS16550 *const com_port = dev_get_priv(dev);
334
Simon Glassddb958c2014-10-22 21:37:03 -0600335 if (!(serial_in(&com_port->lsr) & UART_LSR_DR))
Simon Glass79a9da32014-09-04 16:27:34 -0600336 return -EAGAIN;
337
338 return serial_in(&com_port->rbr);
339}
340
341static int ns16550_serial_setbrg(struct udevice *dev, int baudrate)
342{
343 struct NS16550 *const com_port = dev_get_priv(dev);
344 struct ns16550_platdata *plat = com_port->plat;
345 int clock_divisor;
346
347 clock_divisor = ns16550_calc_divisor(com_port, plat->clock, baudrate);
348
349 NS16550_setbrg(com_port, clock_divisor);
350
351 return 0;
352}
353
354int ns16550_serial_probe(struct udevice *dev)
355{
356 struct NS16550 *const com_port = dev_get_priv(dev);
357
Simon Glass3bf04f32014-10-22 21:37:05 -0600358 com_port->plat = dev_get_platdata(dev);
Simon Glass79a9da32014-09-04 16:27:34 -0600359 NS16550_init(com_port, -1);
360
361 return 0;
362}
363
Masahiro Yamada366b24f2015-08-12 07:31:55 +0900364#if CONFIG_IS_ENABLED(OF_CONTROL)
Simon Glass79a9da32014-09-04 16:27:34 -0600365int ns16550_serial_ofdata_to_platdata(struct udevice *dev)
366{
Simon Glass79a9da32014-09-04 16:27:34 -0600367 struct ns16550_platdata *plat = dev->platdata;
368 fdt_addr_t addr;
369
Bin Meng0203c1c2014-12-31 16:05:12 +0800370 /* try Processor Local Bus device first */
Simon Glass09717782015-08-11 08:33:29 -0600371 addr = dev_get_addr(dev);
Simon Glassf1037ad2015-11-29 13:17:54 -0700372#if defined(CONFIG_PCI) && defined(CONFIG_DM_PCI)
Bin Meng0203c1c2014-12-31 16:05:12 +0800373 if (addr == FDT_ADDR_T_NONE) {
374 /* then try pci device */
375 struct fdt_pci_addr pci_addr;
376 u32 bar;
377 int ret;
378
379 /* we prefer to use a memory-mapped register */
380 ret = fdtdec_get_pci_addr(gd->fdt_blob, dev->of_offset,
381 FDT_PCI_SPACE_MEM32, "reg",
382 &pci_addr);
383 if (ret) {
384 /* try if there is any i/o-mapped register */
385 ret = fdtdec_get_pci_addr(gd->fdt_blob,
386 dev->of_offset,
387 FDT_PCI_SPACE_IO,
388 "reg", &pci_addr);
389 if (ret)
390 return ret;
391 }
392
Simon Glassf1037ad2015-11-29 13:17:54 -0700393 ret = fdtdec_get_pci_bar32(dev, &pci_addr, &bar);
Bin Meng0203c1c2014-12-31 16:05:12 +0800394 if (ret)
395 return ret;
396
397 addr = bar;
398 }
399#endif
400
Simon Glass79a9da32014-09-04 16:27:34 -0600401 if (addr == FDT_ADDR_T_NONE)
402 return -EINVAL;
403
Paul Burtonc8acc892016-05-17 07:43:26 +0100404#ifdef CONFIG_SYS_NS16550_PORT_MAPPED
Simon Glass25463942014-10-22 21:37:04 -0600405 plat->base = addr;
Paul Burtonc8acc892016-05-17 07:43:26 +0100406#else
407 plat->base = (unsigned long)map_physmem(addr, 0, MAP_NOCACHE);
408#endif
409
Michal Simek7e0cdc42016-02-16 16:17:49 +0100410 plat->reg_offset = fdtdec_get_int(gd->fdt_blob, dev->of_offset,
411 "reg-offset", 0);
Simon Glass79a9da32014-09-04 16:27:34 -0600412 plat->reg_shift = fdtdec_get_int(gd->fdt_blob, dev->of_offset,
Thomas Chou2cd1d0c2015-11-29 14:01:03 +0800413 "reg-shift", 0);
Thomas Chou16b2e7e2015-11-19 21:48:05 +0800414 plat->clock = fdtdec_get_int(gd->fdt_blob, dev->of_offset,
415 "clock-frequency",
416 CONFIG_SYS_NS16550_CLK);
417 if (!plat->clock) {
418 debug("ns16550 clock not defined\n");
419 return -EINVAL;
420 }
Simon Glass79a9da32014-09-04 16:27:34 -0600421
422 return 0;
423}
Simon Glass3bf04f32014-10-22 21:37:05 -0600424#endif
Simon Glass79a9da32014-09-04 16:27:34 -0600425
426const struct dm_serial_ops ns16550_serial_ops = {
427 .putc = ns16550_serial_putc,
428 .pending = ns16550_serial_pending,
429 .getc = ns16550_serial_getc,
430 .setbrg = ns16550_serial_setbrg,
431};
Thomas Chou16b2e7e2015-11-19 21:48:05 +0800432
Thomas Chou16b2e7e2015-11-19 21:48:05 +0800433#if CONFIG_IS_ENABLED(OF_CONTROL)
Thomas Choudad53672015-12-14 20:45:09 +0800434/*
435 * Please consider existing compatible strings before adding a new
436 * one to keep this table compact. Or you may add a generic "ns16550"
437 * compatible string to your dts.
438 */
Thomas Chou16b2e7e2015-11-19 21:48:05 +0800439static const struct udevice_id ns16550_serial_ids[] = {
440 { .compatible = "ns16550" },
441 { .compatible = "ns16550a" },
442 { .compatible = "nvidia,tegra20-uart" },
443 { .compatible = "snps,dw-apb-uart" },
444 { .compatible = "ti,omap2-uart" },
445 { .compatible = "ti,omap3-uart" },
446 { .compatible = "ti,omap4-uart" },
447 { .compatible = "ti,am3352-uart" },
448 { .compatible = "ti,am4372-uart" },
449 { .compatible = "ti,dra742-uart" },
450 {}
451};
452#endif
453
Simon Glass9ebf3482015-12-13 21:36:59 -0700454#if CONFIG_IS_ENABLED(SERIAL_PRESENT)
Thomas Chou16b2e7e2015-11-19 21:48:05 +0800455U_BOOT_DRIVER(ns16550_serial) = {
456 .name = "ns16550_serial",
457 .id = UCLASS_SERIAL,
458#if CONFIG_IS_ENABLED(OF_CONTROL)
459 .of_match = ns16550_serial_ids,
460 .ofdata_to_platdata = ns16550_serial_ofdata_to_platdata,
461 .platdata_auto_alloc_size = sizeof(struct ns16550_platdata),
462#endif
463 .priv_auto_alloc_size = sizeof(struct NS16550),
464 .probe = ns16550_serial_probe,
465 .ops = &ns16550_serial_ops,
Simon Glass6ef533e2015-12-04 08:58:38 -0700466 .flags = DM_FLAG_PRE_RELOC,
Thomas Chou16b2e7e2015-11-19 21:48:05 +0800467};
Simon Glass9ebf3482015-12-13 21:36:59 -0700468#endif
Simon Glass79a9da32014-09-04 16:27:34 -0600469#endif /* CONFIG_DM_SERIAL */