Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c892dd70dfbe802c70a84cbe8d4240cf69d164bc / . / dts / upstream / src / arm64 / rockchip / rk3568-rock-3b.dts
blob: 3d0c1ccfaa79635c05c7e1526e30f8d02695aa84 [file] [log] [blame]
Jonas Karlman5d65a072024-07-31 07:28:53 +0000[diff] [blame]1// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2
3/dts-v1/;
4
5#include <dt-bindings/gpio/gpio.h>
6#include <dt-bindings/leds/common.h>
7#include <dt-bindings/pinctrl/rockchip.h>
8#include <dt-bindings/soc/rockchip,vop2.h>
9#include "rk3568.dtsi"
10
11/ {
12 model = "Radxa ROCK 3B";
13 compatible = "radxa,rock-3b", "rockchip,rk3568";
14
15 aliases {
16 ethernet0 = &gmac0;
17 ethernet1 = &gmac1;
18 mmc0 = &sdhci;
19 mmc1 = &sdmmc0;
20 mmc2 = &sdmmc2;
21 };
22
23 chosen {
24 stdout-path = "serial2:1500000n8";
25 };
26
27 hdmi-con {
28 compatible = "hdmi-connector";
29 type = "a";
30
31 port {
32 hdmi_con_in: endpoint {
33 remote-endpoint = <&hdmi_out_con>;
34 };
35 };
36 };
37
38 ir-receiver {
39 compatible = "gpio-ir-receiver";
40 gpios = <&gpio0 RK_PC2 GPIO_ACTIVE_LOW>;
41 pinctrl-names = "default";
42 pinctrl-0 = <&pwm3_ir>;
43 };
44
45 leds {
46 compatible = "gpio-leds";
47 pinctrl-names = "default";
48 pinctrl-0 = <&led>;
49
50 led-0 {
51 color = <LED_COLOR_ID_GREEN>;
52 default-state = "on";
53 function = LED_FUNCTION_HEARTBEAT;
54 gpios = <&gpio0 RK_PB7 GPIO_ACTIVE_HIGH>;
55 linux,default-trigger = "heartbeat";
56 };
57 };
58
59 /* pi6c pcie clock generator */
60 vcc3v3_pi6c_03: regulator-3v3-vcc-pi6c-03 {
61 compatible = "regulator-fixed";
62 enable-active-high;
63 gpios = <&gpio0 RK_PD4 GPIO_ACTIVE_HIGH>;
64 pinctrl-names = "default";
65 pinctrl-0 = <&pcie_pwren_h>;
66 regulator-name = "vcc3v3_pi6c_03";
67 regulator-always-on;
68 regulator-boot-on;
69 regulator-min-microvolt = <3300000>;
70 regulator-max-microvolt = <3300000>;
71 startup-delay-us = <10000>;
72 vin-supply = <&vcc5v0_sys>;
73 };
74
75 vcc3v3_sys: regulator-3v3-vcc-sys {
76 compatible = "regulator-fixed";
77 regulator-name = "vcc3v3_sys";
78 regulator-always-on;
79 regulator-boot-on;
80 regulator-min-microvolt = <3300000>;
81 regulator-max-microvolt = <3300000>;
82 vin-supply = <&vcc5v0_sys>;
83 };
84
85 vcc3v3_sys2: regulator-3v3-vcc-sys2 {
86 compatible = "regulator-fixed";
87 regulator-name = "vcc3v3_sys2";
88 regulator-always-on;
89 regulator-boot-on;
90 regulator-min-microvolt = <3300000>;
91 regulator-max-microvolt = <3300000>;
92 vin-supply = <&vcc5v0_sys>;
93 };
94
95 vcc5v0_sys: regulator-5v0-vcc-sys {
96 compatible = "regulator-fixed";
97 regulator-name = "vcc5v0_sys";
98 regulator-always-on;
99 regulator-boot-on;
100 regulator-min-microvolt = <5000000>;
101 regulator-max-microvolt = <5000000>;
102 };
103
104 vcc5v0_usb_host: regulator-5v0-vcc-usb-host {
105 compatible = "regulator-fixed";
106 enable-active-high;
107 gpios = <&gpio0 RK_PA6 GPIO_ACTIVE_HIGH>;
108 pinctrl-names = "default";
109 pinctrl-0 = <&usb_host_pwren_h>;
110 regulator-name = "vcc5v0_usb_host";
111 regulator-min-microvolt = <5000000>;
112 regulator-max-microvolt = <5000000>;
113 vin-supply = <&vcc5v0_sys>;
114 };
115
116 vcc5v0_usb_otg: regulator-5v0-vcc-usb-otg {
117 compatible = "regulator-fixed";
118 enable-active-high;
119 gpios = <&gpio0 RK_PA5 GPIO_ACTIVE_HIGH>;
120 pinctrl-names = "default";
121 pinctrl-0 = <&usb_otg_pwren_h>;
122 regulator-name = "vcc5v0_usb_otg";
123 regulator-min-microvolt = <5000000>;
124 regulator-max-microvolt = <5000000>;
125 vin-supply = <&vcc5v0_sys>;
126 };
127
128 sdio_pwrseq: sdio-pwrseq {
129 compatible = "mmc-pwrseq-simple";
130 clocks = <&rk809 1>;
131 clock-names = "ext_clock";
132 pinctrl-names = "default";
133 pinctrl-0 = <&wifi_reg_on_h>;
134 post-power-on-delay-ms = <100>;
135 power-off-delay-us = <5000000>;
136 reset-gpios = <&gpio3 RK_PD4 GPIO_ACTIVE_LOW>;
137 };
138
139 sound {
140 compatible = "simple-audio-card";
141 simple-audio-card,format = "i2s";
142 simple-audio-card,name = "Analog RK809";
143 simple-audio-card,mclk-fs = <256>;
144
145 simple-audio-card,cpu {
146 sound-dai = <&i2s1_8ch>;
147 };
148
149 simple-audio-card,codec {
150 sound-dai = <&rk809>;
151 };
152 };
153};
154
155&combphy0 {
156 status = "okay";
157};
158
159&combphy1 {
160 status = "okay";
161};
162
163&combphy2 {
164 status = "okay";
165};
166
167&cpu0 {
168 cpu-supply = <&vdd_cpu>;
169};
170
171&cpu1 {
172 cpu-supply = <&vdd_cpu>;
173};
174
175&cpu2 {
176 cpu-supply = <&vdd_cpu>;
177};
178
179&cpu3 {
180 cpu-supply = <&vdd_cpu>;
181};
182
183&gmac0 {
184 assigned-clocks = <&cru SCLK_GMAC0_RX_TX>, <&cru SCLK_GMAC0>;
185 assigned-clock-parents = <&cru SCLK_GMAC0_RGMII_SPEED>, <&cru CLK_MAC0_2TOP>;
186 clock_in_out = "input";
187 phy-handle = <&rgmii_phy0>;
188 phy-mode = "rgmii-id";
189 phy-supply = <&vcc_3v3>;
190 pinctrl-names = "default";
191 pinctrl-0 = <&gmac0_miim
192 &gmac0_tx_bus2
193 &gmac0_rx_bus2
194 &gmac0_rgmii_clk
195 &gmac0_rgmii_bus
196 &gmac0_clkinout>;
197 status = "okay";
198};
199
200&gmac1 {
201 assigned-clocks = <&cru SCLK_GMAC1_RX_TX>, <&cru SCLK_GMAC1>;
202 assigned-clock-parents = <&cru SCLK_GMAC1_RGMII_SPEED>, <&cru CLK_MAC1_2TOP>;
203 clock_in_out = "input";
204 phy-handle = <&rgmii_phy1>;
205 phy-mode = "rgmii-id";
206 phy-supply = <&vcc_3v3>;
207 pinctrl-names = "default";
208 pinctrl-0 = <&gmac1m1_miim
209 &gmac1m1_tx_bus2
210 &gmac1m1_rx_bus2
211 &gmac1m1_rgmii_clk
212 &gmac1m1_rgmii_bus
213 &gmac1m1_clkinout>;
214 status = "okay";
215};
216
217&gpu {
218 mali-supply = <&vdd_gpu>;
219 status = "okay";
220};
221
222&hdmi {
223 avdd-0v9-supply = <&vdda0v9_image>;
224 avdd-1v8-supply = <&vcca1v8_image>;
225 status = "okay";
226};
227
228&hdmi_in {
229 hdmi_in_vp0: endpoint {
230 remote-endpoint = <&vp0_out_hdmi>;
231 };
232};
233
234&hdmi_out {
235 hdmi_out_con: endpoint {
236 remote-endpoint = <&hdmi_con_in>;
237 };
238};
239
240&hdmi_sound {
241 status = "okay";
242};
243
244&i2c0 {
245 status = "okay";
246
247 vdd_cpu: regulator@1c {
248 compatible = "tcs,tcs4525";
249 reg = <0x1c>;
250 fcs,suspend-voltage-selector = <1>;
251 regulator-name = "vdd_cpu";
252 regulator-always-on;
253 regulator-boot-on;
254 regulator-min-microvolt = <800000>;
255 regulator-max-microvolt = <1150000>;
256 regulator-ramp-delay = <2300>;
257 vin-supply = <&vcc5v0_sys>;
258
259 regulator-state-mem {
260 regulator-off-in-suspend;
261 };
262 };
263
264 rk809: pmic@20 {
265 compatible = "rockchip,rk809";
266 reg = <0x20>;
267 assigned-clocks = <&cru I2S1_MCLKOUT_TX>;
268 assigned-clock-parents = <&cru CLK_I2S1_8CH_TX>;
269 #clock-cells = <1>;
270 clocks = <&cru I2S1_MCLKOUT_TX>;
271 clock-names = "mclk";
272 clock-output-names = "rk809-clkout1", "rk809-clkout2";
273 interrupt-parent = <&gpio0>;
274 interrupts = <RK_PA3 IRQ_TYPE_LEVEL_LOW>;
275 pinctrl-names = "default";
276 pinctrl-0 = <&pmic_int_l>, <&i2s1m0_mclk>;
277 #sound-dai-cells = <0>;
278 system-power-controller;
279 wakeup-source;
280
281 vcc1-supply = <&vcc3v3_sys>;
282 vcc2-supply = <&vcc3v3_sys>;
283 vcc3-supply = <&vcc3v3_sys>;
284 vcc4-supply = <&vcc3v3_sys>;
285 vcc5-supply = <&vcc3v3_sys>;
286 vcc6-supply = <&vcc3v3_sys>;
287 vcc7-supply = <&vcc3v3_sys>;
288 vcc8-supply = <&vcc3v3_sys>;
289 vcc9-supply = <&vcc3v3_sys>;
290
291 regulators {
292 vdd_logic: DCDC_REG1 {
293 regulator-name = "vdd_logic";
294 regulator-always-on;
295 regulator-boot-on;
296 regulator-initial-mode = <0x2>;
297 regulator-min-microvolt = <500000>;
298 regulator-max-microvolt = <1350000>;
299 regulator-ramp-delay = <6001>;
300
301 regulator-state-mem {
302 regulator-off-in-suspend;
303 };
304 };
305
306 vdd_gpu: DCDC_REG2 {
307 regulator-name = "vdd_gpu";
308 regulator-always-on;
309 regulator-boot-on;
310 regulator-initial-mode = <0x2>;
311 regulator-min-microvolt = <500000>;
312 regulator-max-microvolt = <1350000>;
313 regulator-ramp-delay = <6001>;
314
315 regulator-state-mem {
316 regulator-off-in-suspend;
317 };
318 };
319
320 vcc_ddr: DCDC_REG3 {
321 regulator-name = "vcc_ddr";
322 regulator-always-on;
323 regulator-boot-on;
324 regulator-initial-mode = <0x2>;
325
326 regulator-state-mem {
327 regulator-on-in-suspend;
328 };
329 };
330
331 vdd_npu: DCDC_REG4 {
332 regulator-name = "vdd_npu";
333 regulator-initial-mode = <0x2>;
334 regulator-min-microvolt = <500000>;
335 regulator-max-microvolt = <1350000>;
336 regulator-ramp-delay = <6001>;
337
338 regulator-state-mem {
339 regulator-off-in-suspend;
340 };
341 };
342
343 vcc_1v8: DCDC_REG5 {
344 regulator-name = "vcc_1v8";
345 regulator-always-on;
346 regulator-boot-on;
347 regulator-min-microvolt = <1800000>;
348 regulator-max-microvolt = <1800000>;
349
350 regulator-state-mem {
351 regulator-off-in-suspend;
352 };
353 };
354
355 vdda0v9_image: LDO_REG1 {
356 regulator-name = "vdda0v9_image";
357 regulator-min-microvolt = <900000>;
358 regulator-max-microvolt = <900000>;
359
360 regulator-state-mem {
361 regulator-off-in-suspend;
362 };
363 };
364
365 vdda_0v9: LDO_REG2 {
366 regulator-name = "vdda_0v9";
367 regulator-always-on;
368 regulator-boot-on;
369 regulator-min-microvolt = <900000>;
370 regulator-max-microvolt = <900000>;
371
372 regulator-state-mem {
373 regulator-off-in-suspend;
374 };
375 };
376
377 vdda0v9_pmu: LDO_REG3 {
378 regulator-name = "vdda0v9_pmu";
379 regulator-always-on;
380 regulator-boot-on;
381 regulator-min-microvolt = <900000>;
382 regulator-max-microvolt = <900000>;
383
384 regulator-state-mem {
385 regulator-on-in-suspend;
386 regulator-suspend-microvolt = <900000>;
387 };
388 };
389
390 vccio_acodec: LDO_REG4 {
391 regulator-name = "vccio_acodec";
392 regulator-always-on;
393 regulator-boot-on;
394 regulator-min-microvolt = <3300000>;
395 regulator-max-microvolt = <3300000>;
396
397 regulator-state-mem {
398 regulator-off-in-suspend;
399 };
400 };
401
402 vccio_sd: LDO_REG5 {
403 regulator-name = "vccio_sd";
404 regulator-always-on;
405 regulator-boot-on;
406 regulator-min-microvolt = <1800000>;
407 regulator-max-microvolt = <3300000>;
408
409 regulator-state-mem {
410 regulator-off-in-suspend;
411 };
412 };
413
414 vcc3v3_pmu: LDO_REG6 {
415 regulator-name = "vcc3v3_pmu";
416 regulator-always-on;
417 regulator-boot-on;
418 regulator-min-microvolt = <3300000>;
419 regulator-max-microvolt = <3300000>;
420
421 regulator-state-mem {
422 regulator-on-in-suspend;
423 regulator-suspend-microvolt = <3300000>;
424 };
425 };
426
427 vcca_1v8: LDO_REG7 {
428 regulator-name = "vcca_1v8";
429 regulator-always-on;
430 regulator-boot-on;
431 regulator-min-microvolt = <1800000>;
432 regulator-max-microvolt = <1800000>;
433
434 regulator-state-mem {
435 regulator-off-in-suspend;
436 };
437 };
438
439 vcca1v8_pmu: LDO_REG8 {
440 regulator-name = "vcca1v8_pmu";
441 regulator-always-on;
442 regulator-boot-on;
443 regulator-min-microvolt = <1800000>;
444 regulator-max-microvolt = <1800000>;
445
446 regulator-state-mem {
447 regulator-on-in-suspend;
448 regulator-suspend-microvolt = <1800000>;
449 };
450 };
451
452 vcca1v8_image: LDO_REG9 {
453 regulator-name = "vcca1v8_image";
454 regulator-min-microvolt = <1800000>;
455 regulator-max-microvolt = <1800000>;
456
457 regulator-state-mem {
458 regulator-off-in-suspend;
459 };
460 };
461
462 vcc_3v3: SWITCH_REG1 {
463 regulator-name = "vcc_3v3";
464 regulator-always-on;
465 regulator-boot-on;
466
467 regulator-state-mem {
468 regulator-off-in-suspend;
469 };
470 };
471
472 vcc3v3_sd: SWITCH_REG2 {
473 regulator-name = "vcc3v3_sd";
474 regulator-always-on;
475 regulator-boot-on;
476
477 regulator-state-mem {
478 regulator-off-in-suspend;
479 };
480 };
481 };
482 };
483};
484
485&i2c5 {
486 status = "okay";
487
488 hym8563: rtc@51 {
489 compatible = "haoyu,hym8563";
490 reg = <0x51>;
491 interrupt-parent = <&gpio0>;
492 interrupts = <RK_PD3 IRQ_TYPE_LEVEL_LOW>;
493 #clock-cells = <0>;
494 clock-output-names = "rtcic_32kout";
495 pinctrl-names = "default";
496 pinctrl-0 = <&rtcic_int_l>;
497 wakeup-source;
498 };
499};
500
501&i2s0_8ch {
502 status = "okay";
503};
504
505&i2s1_8ch {
506 pinctrl-names = "default";
507 pinctrl-0 = <&i2s1m0_sclktx
508 &i2s1m0_lrcktx
509 &i2s1m0_sdi0
510 &i2s1m0_sdo0>;
511 rockchip,trcm-sync-tx-only;
512 status = "okay";
513};
514
515&mdio0 {
516 rgmii_phy0: ethernet-phy@1 {
517 compatible = "ethernet-phy-ieee802.3-c22";
518 reg = <1>;
519 reset-assert-us = <20000>;
520 reset-deassert-us = <50000>;
521 reset-gpios = <&gpio3 RK_PB7 GPIO_ACTIVE_LOW>;
522 };
523};
524
525&mdio1 {
526 rgmii_phy1: ethernet-phy@1 {
527 compatible = "ethernet-phy-ieee802.3-c22";
528 reg = <1>;
529 reset-assert-us = <20000>;
530 reset-deassert-us = <50000>;
531 reset-gpios = <&gpio3 RK_PB0 GPIO_ACTIVE_LOW>;
532 };
533};
534
535&pcie2x1 {
536 pinctrl-names = "default";
537 pinctrl-0 = <&pcie20m1_pins>;
538 reset-gpios = <&gpio3 RK_PC1 GPIO_ACTIVE_HIGH>;
539 vpcie3v3-supply = <&vcc3v3_sys2>;
540 status = "okay";
541};
542
543&pcie30phy {
544 status = "okay";
545};
546
547&pcie3x2 {
548 pinctrl-names = "default";
549 pinctrl-0 = <&pcie30x2m1_pins>;
550 reset-gpios = <&gpio2 RK_PD6 GPIO_ACTIVE_HIGH>;
551 status = "okay";
552};
553
554&pinctrl {
555 bluetooth {
556 bt_reg_on_h: bt-reg-on-h {
557 rockchip,pins = <4 RK_PB2 RK_FUNC_GPIO &pcfg_pull_none>;
558 };
559
560 bt_wake_host_h: bt-wake-host-h {
561 rockchip,pins = <4 RK_PB4 RK_FUNC_GPIO &pcfg_pull_none>;
562 };
563
564 host_wake_bt_h: host-wake-bt-h {
565 rockchip,pins = <4 RK_PB5 RK_FUNC_GPIO &pcfg_pull_none>;
566 };
567 };
568
569 ir-receiver {
570 pwm3_ir: pwm3-ir {
571 rockchip,pins = <0 RK_PC2 RK_FUNC_GPIO &pcfg_pull_none>;
572 };
573 };
574
575 leds {
576 led: led {
577 rockchip,pins = <0 RK_PB7 RK_FUNC_GPIO &pcfg_pull_none>;
578 };
579 };
580
581 pcie {
582 pcie_pwren_h: pcie-pwren-h {
583 rockchip,pins = <0 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>;
584 };
585 };
586
587 pcie20 {
588 pcie20m1_pins: pcie20m1-pins {
589 rockchip,pins =
590 <2 RK_PD0 4 &pcfg_pull_none>,
591 <3 RK_PC1 RK_FUNC_GPIO &pcfg_pull_none>,
592 <2 RK_PD1 4 &pcfg_pull_none>;
593 };
594 };
595
596 pcie30x2 {
597 pcie30x2m1_pins: pcie30x2m1-pins {
598 rockchip,pins =
599 <2 RK_PD4 4 &pcfg_pull_none>,
600 <2 RK_PD6 RK_FUNC_GPIO &pcfg_pull_none>,
601 <2 RK_PD5 4 &pcfg_pull_none>;
602 };
603 };
604
605 pmic {
606 pmic_int_l: pmic-int-l {
607 rockchip,pins = <0 RK_PA3 RK_FUNC_GPIO &pcfg_pull_up>;
608 };
609 };
610
611 rtc {
612 rtcic_int_l: rtcic-int-l {
613 rockchip,pins = <0 RK_PD3 RK_FUNC_GPIO &pcfg_pull_up>;
614 };
615 };
616
617 usb {
618 usb_host_pwren_h: usb-host-pwren-h {
619 rockchip,pins = <0 RK_PA6 RK_FUNC_GPIO &pcfg_pull_none>;
620 };
621
622 usb_otg_pwren_h: usb-otg-pwren-h {
623 rockchip,pins = <0 RK_PA5 RK_FUNC_GPIO &pcfg_pull_none>;
624 };
625 };
626
627 wifi {
628 wifi_reg_on_h: wifi-reg-on-h {
629 rockchip,pins = <3 RK_PD4 RK_FUNC_GPIO &pcfg_pull_none>;
630 };
631
632 wifi_wake_host_h: wifi-wake-host-h {
633 rockchip,pins = <3 RK_PD5 RK_FUNC_GPIO &pcfg_pull_none>;
634 };
635 };
636};
637
638&pmu_io_domains {
639 pmuio1-supply = <&vcc3v3_pmu>;
640 pmuio2-supply = <&vcc3v3_pmu>;
641 vccio1-supply = <&vccio_acodec>;
642 vccio2-supply = <&vcc_1v8>;
643 vccio3-supply = <&vccio_sd>;
644 vccio4-supply = <&vcc_1v8>;
645 vccio5-supply = <&vcc_3v3>;
646 vccio6-supply = <&vcc_1v8>;
647 vccio7-supply = <&vcc_3v3>;
648 status = "okay";
649};
650
651&saradc {
652 vref-supply = <&vcca_1v8>;
653 status = "okay";
654};
655
656&sdhci {
657 bus-width = <8>;
658 cap-mmc-highspeed;
659 max-frequency = <200000000>;
660 mmc-hs200-1_8v;
661 non-removable;
662 pinctrl-names = "default";
663 pinctrl-0 = <&emmc_bus8 &emmc_clk &emmc_cmd &emmc_datastrobe>;
664 vmmc-supply = <&vcc_3v3>;
665 vqmmc-supply = <&vcc_1v8>;
666 status = "okay";
667};
668
669&sdmmc0 {
670 bus-width = <4>;
671 cap-sd-highspeed;
672 disable-wp;
673 pinctrl-names = "default";
674 pinctrl-0 = <&sdmmc0_bus4 &sdmmc0_clk &sdmmc0_cmd &sdmmc0_det>;
675 vmmc-supply = <&vcc3v3_sd>;
676 vqmmc-supply = <&vccio_sd>;
677 status = "okay";
678};
679
680&sdmmc2 {
681 bus-width = <4>;
682 cap-sd-highspeed;
683 cap-sdio-irq;
684 keep-power-in-suspend;
685 mmc-pwrseq = <&sdio_pwrseq>;
686 non-removable;
687 pinctrl-names = "default";
688 pinctrl-0 = <&sdmmc2m0_bus4 &sdmmc2m0_clk &sdmmc2m0_cmd>;
689 sd-uhs-sdr104;
690 vmmc-supply = <&vcc3v3_sys2>;
691 vqmmc-supply = <&vcc_1v8>;
692 status = "disabled";
693};
694
695&sfc {
696 #address-cells = <1>;
697 #size-cells = <0>;
698 status = "okay";
699
700 flash@0 {
701 compatible = "jedec,spi-nor";
702 reg = <0>;
703 spi-max-frequency = <104000000>;
704 spi-rx-bus-width = <4>;
705 spi-tx-bus-width = <1>;
706 };
707};
708
709&tsadc {
710 rockchip,hw-tshut-mode = <1>;
711 rockchip,hw-tshut-polarity = <0>;
712 status = "okay";
713};
714
715&uart2 {
716 status = "okay";
717};
718
719&uart8 {
720 pinctrl-names = "default";
721 pinctrl-0 = <&uart8m0_xfer &uart8m0_ctsn &uart8m0_rtsn>;
722 uart-has-rtscts;
723 status = "disabled";
724};
725
726&usb_host0_ehci {
727 status = "okay";
728};
729
730&usb_host0_ohci {
731 status = "okay";
732};
733
734&usb_host0_xhci {
735 extcon = <&usb2phy0>;
736 status = "okay";
737};
738
739&usb_host1_xhci {
740 status = "okay";
741};
742
743&usb2phy0 {
744 status = "okay";
745};
746
747&usb2phy0_host {
748 phy-supply = <&vcc5v0_usb_host>;
749 status = "okay";
750};
751
752&usb2phy0_otg {
753 phy-supply = <&vcc5v0_usb_otg>;
754 status = "okay";
755};
756
757&usb2phy1 {
758 status = "okay";
759};
760
761&usb2phy1_otg {
762 phy-supply = <&vcc5v0_usb_host>;
763 status = "okay";
764};
765
766&vop {
767 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
768 assigned-clock-parents = <&pmucru PLL_HPLL>, <&cru PLL_VPLL>;
769 status = "okay";
770};
771
772&vop_mmu {
773 status = "okay";
774};
775
776&vp0 {
777 vp0_out_hdmi: endpoint@ROCKCHIP_VOP2_EP_HDMI0 {
778 reg = <ROCKCHIP_VOP2_EP_HDMI0>;
779 remote-endpoint = <&hdmi_in_vp0>;
780 };
781};