Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c7811b71adbeb9670fc00f4819a39c0d6b5d5404 / . / configs / roc-pc-mezzanine-rk3399_defconfig
blob: b3c8f19e43d0509eca8556bfebb0064cf4a70210 [file] [log] [blame]
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_ROCKCHIP=y
3CONFIG_SYS_TEXT_BASE=0x00200000
Jagan Tekib3e10862020-06-04 20:21:39 +0530[diff] [blame]4CONFIG_ENV_SIZE=0x6000
5CONFIG_ENV_OFFSET=0x460000
6CONFIG_ENV_SECT_SIZE=0x1000
Tom Rini6c75e632020-06-16 19:06:29 -0400[diff] [blame]7CONFIG_SPL_DM_SPI=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]8CONFIG_ROCKCHIP_RK3399=y
9CONFIG_TARGET_ROC_PC_RK3399=y
10CONFIG_NR_DRAM_BANKS=1
11CONFIG_DEBUG_UART_BASE=0xFF1A0000
12CONFIG_DEBUG_UART_CLOCK=24000000
Jagan Teki5d00e002020-06-04 20:21:40 +0530[diff] [blame]13CONFIG_SPL_SPI_FLASH_SUPPORT=y
14CONFIG_SPL_SPI_SUPPORT=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]15CONFIG_DEBUG_UART=y
16CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-roc-pc-mezzanine.dtb"
17CONFIG_DISPLAY_BOARDINFO_LATE=y
18# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
19CONFIG_SPL_STACK_R=y
20CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x10000
Jagan Teki5d00e002020-06-04 20:21:40 +0530[diff] [blame]21CONFIG_SPL_SPI_LOAD=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]22CONFIG_TPL=y
23CONFIG_TPL_GPIO_SUPPORT=y
24CONFIG_CMD_BOOTZ=y
25CONFIG_CMD_GPT=y
26CONFIG_CMD_MMC=y
Jagan Teki77c31a82020-05-09 22:26:23 +0530[diff] [blame]27CONFIG_CMD_PCI=y
Tom Rini63683ef2020-05-26 08:32:25 -0400[diff] [blame]28CONFIG_CMD_USB=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]29# CONFIG_CMD_SETEXPR is not set
30CONFIG_CMD_TIME=y
31CONFIG_SPL_OF_CONTROL=y
32CONFIG_DEFAULT_DEVICE_TREE="rk3399-roc-pc-mezzanine"
33CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
Jagan Tekib3e10862020-06-04 20:21:39 +0530[diff] [blame]34CONFIG_ENV_IS_IN_SPI_FLASH=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]35CONFIG_SYS_RELOC_GD_ENV_ADDR=y
36CONFIG_ROCKCHIP_GPIO=y
37CONFIG_SYS_I2C_ROCKCHIP=y
Jagan Tekibe6bbd22020-05-26 11:35:16 +0800[diff] [blame]38CONFIG_MISC=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]39CONFIG_MMC_DW=y
40CONFIG_MMC_DW_ROCKCHIP=y
41CONFIG_MMC_SDHCI=y
42CONFIG_MMC_SDHCI_ROCKCHIP=y
43CONFIG_SPI_FLASH_WINBOND=y
44CONFIG_DM_ETH=y
45CONFIG_ETH_DESIGNWARE=y
46CONFIG_GMAC_ROCKCHIP=y
Jagan Teki77c31a82020-05-09 22:26:23 +0530[diff] [blame]47CONFIG_NVME=y
48CONFIG_PCI=y
Jagan Tekibe6bbd22020-05-26 11:35:16 +0800[diff] [blame]49CONFIG_PHY_ROCKCHIP_INNO_USB2=y
50CONFIG_PHY_ROCKCHIP_TYPEC=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]51CONFIG_PMIC_RK8XX=y
52CONFIG_REGULATOR_PWM=y
53CONFIG_REGULATOR_RK8XX=y
54CONFIG_PWM_ROCKCHIP=y
55CONFIG_RAM_RK3399_LPDDR4=y
Jagan Teki77c31a82020-05-09 22:26:23 +0530[diff] [blame]56CONFIG_DM_RESET=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]57CONFIG_BAUDRATE=1500000
58CONFIG_DEBUG_UART_SHIFT=2
59CONFIG_ROCKCHIP_SPI=y
60CONFIG_SYSRESET=y
61CONFIG_USB=y
62CONFIG_USB_XHCI_HCD=y
63CONFIG_USB_XHCI_DWC3=y
64CONFIG_USB_EHCI_HCD=y
65CONFIG_USB_EHCI_GENERIC=y
Jagan Tekibe6bbd22020-05-26 11:35:16 +0800[diff] [blame]66CONFIG_USB_DWC3=y
67CONFIG_USB_DWC3_GENERIC=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]68CONFIG_USB_KEYBOARD=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]69CONFIG_USB_HOST_ETHER=y
70CONFIG_USB_ETHER_ASIX=y
71CONFIG_USB_ETHER_ASIX88179=y
72CONFIG_USB_ETHER_MCS7830=y
73CONFIG_USB_ETHER_RTL8152=y
74CONFIG_USB_ETHER_SMSC95XX=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]75CONFIG_DM_VIDEO=y
Suniel Mahesh529d52f2020-04-28 15:30:19 +0530[diff] [blame]76CONFIG_DISPLAY=y
77CONFIG_VIDEO_ROCKCHIP=y
78CONFIG_DISPLAY_ROCKCHIP_HDMI=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]79CONFIG_SPL_TINY_MEMSET=y
80CONFIG_ERRNO_STR=y