Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c763cdd919e9252988ae97f67486d1f97578b20f / . / board / samsung / common / exynos-uboot-spl.lds
blob: b22f9e07bbbf47f2c1a0d590c2da65c41245541d [file] [log] [blame]
Rajeshwari Shindee44ebd02012-07-03 20:02:53 +0000[diff] [blame]1/*
2 * (C) Copyright 2002
3 * Gary Jennejohn, DENX Software Engineering, <garyj@denx.de>
4 *
5 * Copyright (C) 2012 Samsung Electronics
6 *
7 * Based on arch/arm/cpu/armv7/omap-common/u-boot-spl.lds
8 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +0200[diff] [blame]9 * SPDX-License-Identifier: GPL-2.0+
Rajeshwari Shindee44ebd02012-07-03 20:02:53 +0000[diff] [blame]10 */
11
12MEMORY { .sram : ORIGIN = CONFIG_SPL_TEXT_BASE, \
Albert ARIBAUD19a053d2013-04-12 05:14:33 +0000[diff] [blame]13 LENGTH = CONFIG_SPL_MAX_FOOTPRINT }
Rajeshwari Shindee44ebd02012-07-03 20:02:53 +0000[diff] [blame]14
15OUTPUT_FORMAT("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")
16OUTPUT_ARCH(arm)
17ENTRY(_start)
18
19SECTIONS
20{
21 .text :
22 {
23 __start = .;
Benoît Thébaudeau3954db82013-04-11 09:36:03 +0000[diff] [blame]24 arch/arm/cpu/armv7/start.o (.text*)
Rajeshwari Shindee44ebd02012-07-03 20:02:53 +0000[diff] [blame]25 *(.text*)
26 } >.sram
27 . = ALIGN(4);
28
29 .rodata : { *(SORT_BY_ALIGNMENT(.rodata*)) } >.sram
30 . = ALIGN(4);
31
32 .data : { *(SORT_BY_ALIGNMENT(.data*)) } >.sram
33 . = ALIGN(4);
34
Marek Vasut607092a2012-10-12 10:27:03 +0000[diff] [blame]35 .u_boot_list : {
Albert ARIBAUDc24895e2013-02-25 00:59:00 +0000[diff] [blame]36 KEEP(*(SORT(.u_boot_list*)));
Marek Vasut607092a2012-10-12 10:27:03 +0000[diff] [blame]37 } >.sram
38 . = ALIGN(4);
39
Rajeshwari Shindee44ebd02012-07-03 20:02:53 +0000[diff] [blame]40 /* Align .machine_param on 256 byte boundary for easier searching */
41 .machine_param ALIGN(0x100) : { *(.machine_param) } >.sram
42 . = ALIGN(4);
43
44 __image_copy_end = .;
Albert ARIBAUD9d25fa42014-02-22 17:53:42 +0100[diff] [blame]45
46 .end :
47 {
48 *(.__end)
49 } >.sram
Rajeshwari Shindee44ebd02012-07-03 20:02:53 +0000[diff] [blame]50
51 .bss :
52 {
53 . = ALIGN(4);
54 __bss_start = .;
55 *(.bss*)
56 . = ALIGN(4);
Simon Glassed70c8f2013-03-14 06:54:53 +0000[diff] [blame]57 __bss_end = .;
Rajeshwari Shindee44ebd02012-07-03 20:02:53 +0000[diff] [blame]58 } >.sram
59}