blob: 72b0cc223b47c72fe4496cd23678d2e599d28ea6 [file] [log] [blame]
Dirk Behme7b84a7b2009-01-28 21:39:58 +01001/*
Grazvydas Ignotas9f4de642010-11-19 11:25:36 -05002 * (C) Copyright 2008-2010
3 * GraÅžvydas Ignotas <notasas@gmail.com>
Dirk Behme7b84a7b2009-01-28 21:39:58 +01004 *
5 * Configuration settings for the OMAP3 Pandora.
6 *
7 * This program is free software; you can redistribute it and/or
8 * modify it under the terms of the GNU General Public License as
9 * published by the Free Software Foundation; either version 2 of
10 * the License, or (at your option) any later version.
11 *
12 * This program is distributed in the hope that it will be useful,
13 * but WITHOUT ANY WARRANTY; without even the implied warranty of
14 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 * GNU General Public License for more details.
16 *
17 * You should have received a copy of the GNU General Public License
18 * along with this program; if not, write to the Free Software
19 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
20 * MA 02111-1307 USA
21 */
22
23#ifndef __CONFIG_H
24#define __CONFIG_H
Dirk Behme7b84a7b2009-01-28 21:39:58 +010025
26/*
27 * High Level Configuration Options
28 */
Steve Sakoman6329a8f2010-06-17 21:50:01 -070029#define CONFIG_ARMV7 1 /* This is an ARM V7 CPU core */
Dirk Behme7b84a7b2009-01-28 21:39:58 +010030#define CONFIG_OMAP 1 /* in a TI OMAP core */
31#define CONFIG_OMAP34XX 1 /* which is a 34XX */
32#define CONFIG_OMAP3430 1 /* which is in a 3430 */
33#define CONFIG_OMAP3_PANDORA 1 /* working with pandora */
34
Vaibhav Hiremath558d23d2010-06-07 15:20:34 -040035#define CONFIG_SDRC /* The chip has SDRC controller */
36
Dirk Behme7b84a7b2009-01-28 21:39:58 +010037#include <asm/arch/cpu.h> /* get chip and board defs */
38#include <asm/arch/omap3.h>
39
Sanjeev Premie32ef2e2009-04-27 21:27:27 +053040/*
41 * Display CPU and Board information
42 */
43#define CONFIG_DISPLAY_CPUINFO 1
44#define CONFIG_DISPLAY_BOARDINFO 1
45
Dirk Behme7b84a7b2009-01-28 21:39:58 +010046/* Clock Defines */
47#define V_OSCK 26000000 /* Clock output from T2 */
48#define V_SCLK (V_OSCK >> 1)
49
50#undef CONFIG_USE_IRQ /* no support for IRQs */
51#define CONFIG_MISC_INIT_R
52
53#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
54#define CONFIG_SETUP_MEMORY_TAGS 1
55#define CONFIG_INITRD_TAG 1
56#define CONFIG_REVISION_TAG 1
57
58/*
59 * Size of malloc() pool
60 */
Sandeep Paulraj6a87b3f2009-09-09 11:50:40 -040061#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
Grazvydas Ignotas9f4de642010-11-19 11:25:36 -050062#define CONFIG_SYS_MALLOC_LEN (1024 * 1024 + CONFIG_ENV_SIZE)
Dirk Behme7b84a7b2009-01-28 21:39:58 +010063
64/*
65 * Hardware drivers
66 */
67
Grazvydas Ignotas9f4de642010-11-19 11:25:36 -050068#define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
69#define CONFIG_SYS_DEVICE_NULLDEV 1
70
71/* USB */
72#define CONFIG_MUSB_UDC 1
73#define CONFIG_USB_OMAP3 1
74#define CONFIG_TWL4030_USB 1
75
76/* USB device configuration */
77#define CONFIG_USB_DEVICE 1
78#define CONFIG_USB_TTY 1
79
Dirk Behme7b84a7b2009-01-28 21:39:58 +010080/*
81 * NS16550 Configuration
82 */
83#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
84
85#define CONFIG_SYS_NS16550
86#define CONFIG_SYS_NS16550_SERIAL
87#define CONFIG_SYS_NS16550_REG_SIZE (-4)
88#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
89
90/*
91 * select serial console configuration
92 */
93#define CONFIG_CONS_INDEX 3
94#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
95#define CONFIG_SERIAL3 3
96
97/* allow to overwrite serial and ethaddr */
98#define CONFIG_ENV_OVERWRITE
99#define CONFIG_BAUDRATE 115200
100#define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600, \
101 115200}
102#define CONFIG_MMC 1
103#define CONFIG_OMAP3_MMC 1
104#define CONFIG_DOS_PARTITION 1
105
Nishanth Menon076501b2009-11-07 10:51:24 -0500106/* DDR - I use Micron DDR */
107#define CONFIG_OMAP3_MICRON_DDR 1
108
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100109/* commands to include */
110#include <config_cmd_default.h>
111
112#define CONFIG_CMD_EXT2 /* EXT2 Support */
113#define CONFIG_CMD_FAT /* FAT support */
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100114
115#define CONFIG_CMD_I2C /* I2C serial bus support */
116#define CONFIG_CMD_MMC /* MMC support */
117#define CONFIG_CMD_NAND /* NAND support */
Grazvydas Ignotas9f4de642010-11-19 11:25:36 -0500118#define CONFIG_CMD_CACHE /* Cache control */
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100119
120#undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
121#undef CONFIG_CMD_FPGA /* FPGA configuration Support */
122#undef CONFIG_CMD_IMI /* iminfo */
123#undef CONFIG_CMD_IMLS /* List all found images */
124#undef CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */
125#undef CONFIG_CMD_NFS /* NFS support */
126
127#define CONFIG_SYS_NO_FLASH
Tom Rixd77b6812009-09-29 10:19:49 -0400128#define CONFIG_HARD_I2C 1
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100129#define CONFIG_SYS_I2C_SPEED 100000
130#define CONFIG_SYS_I2C_SLAVE 1
131#define CONFIG_SYS_I2C_BUS 0
132#define CONFIG_SYS_I2C_BUS_SELECT 1
133#define CONFIG_DRIVER_OMAP34XX_I2C 1
134
135/*
Tom Rix0f2a8042009-06-28 12:52:30 -0500136 * TWL4030
137 */
138#define CONFIG_TWL4030_POWER 1
139#define CONFIG_TWL4030_LED 1
140
141/*
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100142 * Board NAND Info.
143 */
144#define CONFIG_NAND_OMAP_GPMC
145#define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
146 /* to access nand */
147#define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
148 /* to access nand */
149 /* at CS0 */
150#define GPMC_NAND_ECC_LP_x16_LAYOUT 1
151
152#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
153 /* devices */
Grazvydas Ignotas9f4de642010-11-19 11:25:36 -0500154
155#ifdef CONFIG_CMD_NAND
156#define CONFIG_CMD_MTDPARTS
157#define CONFIG_MTD_PARTITIONS
158#define CONFIG_MTD_DEVICE
159#define CONFIG_CMD_UBI
160#define CONFIG_CMD_UBIFS
161#define CONFIG_RBTREE
162#define CONFIG_LZO
163
164#define MTDIDS_DEFAULT "nand0=nand"
165#define MTDPARTS_DEFAULT "mtdparts=nand:512k(xloader),"\
166 "1920k(uboot),128k(uboot-env),"\
167 "10m(boot),-(rootfs)"
168#else
169#define MTDPARTS_DEFAULT
170#endif
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100171
172/* Environment information */
173#define CONFIG_BOOTDELAY 1
174
175#define CONFIG_EXTRA_ENV_SETTINGS \
Grazvydas Ignotas9f4de642010-11-19 11:25:36 -0500176 "usbtty=cdc_acm\0" \
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100177 "loadaddr=0x82000000\0" \
Grazvydas Ignotas9f4de642010-11-19 11:25:36 -0500178 "bootargs=ubi.mtd=4 ubi.mtd=3 root=ubi0:rootfs rootfstype=ubifs " \
179 "rw rootflags=bulk_read console=ttyS0,115200n8 " \
180 "vram=6272K omapfb.vram=0:3000K\0" \
181 "mtdparts=" MTDPARTS_DEFAULT "\0" \
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100182
183#define CONFIG_BOOTCOMMAND \
Grazvydas Ignotas9f4de642010-11-19 11:25:36 -0500184 "if mmc init && fatload mmc1 0 ${loadaddr} autoboot.scr || " \
185 "ext2load mmc1 0 ${loadaddr} autoboot.scr; then " \
186 "source ${loadaddr}; " \
187 "fi; " \
188 "ubi part boot && ubifsmount boot && ubifsload ${loadaddr} uImage && bootm ${loadaddr}"
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100189
190#define CONFIG_AUTO_COMPLETE 1
191/*
192 * Miscellaneous configurable options
193 */
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100194#define CONFIG_SYS_LONGHELP /* undef to save memory */
195#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
196#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
Robert P. J. Day23f5a2d2009-12-12 12:10:33 -0500197#define CONFIG_SYS_PROMPT "Pandora # "
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100198#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
199/* Print Buffer Size */
200#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
201 sizeof(CONFIG_SYS_PROMPT) + 16)
202#define CONFIG_SYS_MAXARGS 16 /* max number of command */
203 /* args */
204/* Boot Argument Buffer Size */
205#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
206/* memtest works on */
207#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
208#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + \
209 0x01F00000) /* 31MB */
210
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100211#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default load */
212 /* address */
213
214/*
Manikandan Pillaie8b16962009-04-21 17:29:05 +0200215 * OMAP3 has 12 GP timers, they can be driven by the system clock
216 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
217 * This rate is divided by a local divisor.
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100218 */
Manikandan Pillaie8b16962009-04-21 17:29:05 +0200219#define CONFIG_SYS_TIMERBASE OMAP34XX_GPT2
220#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
221#define CONFIG_SYS_HZ 1000
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100222
223/*-----------------------------------------------------------------------
224 * Stack sizes
225 *
226 * The stack sizes are set up in start.S using the settings below
227 */
Sandeep Paulraj6a87b3f2009-09-09 11:50:40 -0400228#define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100229#ifdef CONFIG_USE_IRQ
Sandeep Paulraj6a87b3f2009-09-09 11:50:40 -0400230#define CONFIG_STACKSIZE_IRQ (4 << 10) /* IRQ stack 4 KiB */
231#define CONFIG_STACKSIZE_FIQ (4 << 10) /* FIQ stack 4 KiB */
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100232#endif
233
234/*-----------------------------------------------------------------------
235 * Physical Memory Map
236 */
237#define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
238#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
Sandeep Paulraj6a87b3f2009-09-09 11:50:40 -0400239#define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100240#define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
241
242/* SDRAM Bank Allocation method */
243#define SDRC_R_B_C 1
244
Grazvydas Ignotasa3e22f62010-11-19 11:25:31 -0500245#define CONFIG_SYS_TEXT_BASE 0x80008000
246#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
247#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
248#define CONFIG_SYS_INIT_RAM_SIZE 0x800
249#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
250 CONFIG_SYS_INIT_RAM_SIZE - \
251 GENERATED_GBL_DATA_SIZE)
252
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100253/*-----------------------------------------------------------------------
254 * FLASH and environment organization
255 */
256
257/* **** PISMO SUPPORT *** */
258
259/* Configure the PISMO */
260#define PISMO1_NAND_SIZE GPMC_SIZE_128M
261#define PISMO1_ONEN_SIZE GPMC_SIZE_128M
262
Sandeep Paulraj6a87b3f2009-09-09 11:50:40 -0400263#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100264
265#define CONFIG_SYS_FLASH_BASE boot_flash_base
266
267/* Monitor at start of flash */
268#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100269
270#define CONFIG_ENV_IS_IN_NAND 1
Grazvydas Ignotas9f4de642010-11-19 11:25:36 -0500271#define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100272
273#define CONFIG_SYS_ENV_SECT_SIZE boot_flash_sec
274#define CONFIG_ENV_OFFSET boot_flash_off
275#define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
276
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100277#ifndef __ASSEMBLY__
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100278extern unsigned int boot_flash_base;
279extern volatile unsigned int boot_flash_env_addr;
280extern unsigned int boot_flash_off;
281extern unsigned int boot_flash_sec;
282extern unsigned int boot_flash_type;
283#endif
284
Dirk Behme7b84a7b2009-01-28 21:39:58 +0100285#endif /* __CONFIG_H */