blob: 18b8d3cbcbbe74ebf5351c296052d5e2c0d4e95d [file] [log] [blame]
Daniel Hellstromce43fed2008-03-28 10:06:52 +01001/* Configuration header file for LEON3 GRSIM, trying to be similar
2 * to Gaisler's GR-XC3S-1500 board.
3 *
4 * (C) Copyright 2003-2005
5 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
6 *
7 * (C) Copyright 2007
8 * Daniel Hellstrom, Gaisler Research, daniel@gaisler.com.
9 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +020010 * SPDX-License-Identifier: GPL-2.0+
Daniel Hellstromce43fed2008-03-28 10:06:52 +010011 */
12
13#ifndef __CONFIG_H__
14#define __CONFIG_H__
15
16/*
17 * High Level Configuration Options
18 * (easy to change)
19 *
20 * Select between TSIM or GRSIM by setting CONFIG_GRSIM or CONFIG_TSIM to 1.
21 *
Francois Retief77bde4c2014-11-04 16:51:44 +020022 * TSIM command:
23 * $ tsim-leon3 -sdram 32768 -ram 4096 -rom 2048 -mmu -cas
Daniel Hellstromce43fed2008-03-28 10:06:52 +010024 *
Francois Retief77bde4c2014-11-04 16:51:44 +020025 * In the evaluation version of TSIM, the -sdram/-ram/-rom arguments are
26 * hard-coded to these values and need not be specified. (see below)
27 *
28 * Get TSIM from http://www.gaisler.com/index.php/downloads/simulators
Daniel Hellstromce43fed2008-03-28 10:06:52 +010029 */
30
Daniel Hellstromce43fed2008-03-28 10:06:52 +010031#define CONFIG_GRSIM 0 /* ... not running on GRSIM */
32#define CONFIG_TSIM 1 /* ... running on TSIM */
33
34/* CPU / AMBA BUS configuration */
Wolfgang Denka1be4762008-05-20 16:00:29 +020035#define CONFIG_SYS_CLK_FREQ 40000000 /* 40MHz */
Daniel Hellstromce43fed2008-03-28 10:06:52 +010036
Daniel Hellstromce43fed2008-03-28 10:06:52 +010037/*
38 * Serial console configuration
39 */
40#define CONFIG_BAUDRATE 38400 /* ... at 38400 bps */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020041#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
Daniel Hellstromce43fed2008-03-28 10:06:52 +010042
43/* Partitions */
Daniel Hellstromce43fed2008-03-28 10:06:52 +010044
45/*
46 * Supported commands
47 */
Daniel Hellstromce43fed2008-03-28 10:06:52 +010048#define CONFIG_CMD_DIAG
Siva Durga Prasad Paladuguadc11de2014-03-14 16:35:38 +053049#define CONFIG_CMD_FPGA_LOADMK
Daniel Hellstromce43fed2008-03-28 10:06:52 +010050#define CONFIG_CMD_IRQ
Daniel Hellstromce43fed2008-03-28 10:06:52 +010051#define CONFIG_CMD_REGINFO
Daniel Hellstromce43fed2008-03-28 10:06:52 +010052
53/*
54 * Autobooting
55 */
Daniel Hellstromce43fed2008-03-28 10:06:52 +010056
57#define CONFIG_PREBOOT "echo;" \
58 "echo Type \"run flash_nfs\" to mount root filesystem over NFS;" \
59 "echo"
60
61#undef CONFIG_BOOTARGS
Daniel Hellstromce43fed2008-03-28 10:06:52 +010062
63#define CONFIG_EXTRA_ENV_SETTINGS \
64 "netdev=eth0\0" \
65 "nfsargs=setenv bootargs root=/dev/nfs rw " \
66 "nfsroot=${serverip}:${rootpath}\0" \
67 "ramargs=setenv bootargs root=/dev/ram rw\0" \
68 "addip=setenv bootargs ${bootargs} " \
69 "ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
70 ":${hostname}:${netdev}:off panic=1\0" \
71 "flash_nfs=run nfsargs addip;" \
72 "bootm ${kernel_addr}\0" \
73 "flash_self=run ramargs addip;" \
74 "bootm ${kernel_addr} ${ramdisk_addr}\0" \
75 "net_nfs=tftp 40000000 ${bootfile};run nfsargs addip;bootm\0" \
76 "rootpath=/export/roofs\0" \
77 "scratch=40000000\0" \
Mike Frysingerc3c6bf12011-10-12 19:47:51 +000078 "getkernel=tftpboot $(scratch) $(bootfile)\0" \
Daniel Hellstromce43fed2008-03-28 10:06:52 +010079 "bootargs=console=ttyS0,38400" \
80 ""
81#define CONFIG_NETMASK 255.255.255.0
82#define CONFIG_GATEWAYIP 192.168.0.1
83#define CONFIG_SERVERIP 192.168.0.81
84#define CONFIG_IPADDR 192.168.0.80
Joe Hershberger257ff782011-10-13 13:03:47 +000085#define CONFIG_ROOTPATH "/export/rootfs"
Daniel Hellstromce43fed2008-03-28 10:06:52 +010086#define CONFIG_HOSTNAME grxc3s1500
Joe Hershbergere4da2482011-10-13 13:03:48 +000087#define CONFIG_BOOTFILE "/uImage"
Daniel Hellstromce43fed2008-03-28 10:06:52 +010088
89#define CONFIG_BOOTCOMMAND "run flash_self"
90
91/* Memory MAP
92 *
93 * Flash:
94 * |--------------------------------|
95 * | 0x00000000 Text & Data & BSS | *
96 * | for Monitor | *
97 * | ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~| *
98 * | UNUSED / Growth | * 256kb
99 * |--------------------------------|
100 * | 0x00050000 Base custom area | *
101 * | kernel / FS | *
102 * | | * Rest of Flash
103 * |~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~|
104 * | END-0x00008000 Environment | * 32kb
105 * |--------------------------------|
106 *
107 *
108 *
109 * Main Memory:
110 * |--------------------------------|
111 * | UNUSED / scratch area |
112 * | |
113 * | |
114 * | |
115 * | |
116 * |--------------------------------|
117 * | Monitor .Text / .DATA / .BSS | * 256kb
118 * | Relocated! | *
119 * |--------------------------------|
120 * | Monitor Malloc | * 128kb (contains relocated environment)
121 * |--------------------------------|
122 * | Monitor/kernel STACK | * 64kb
123 * |--------------------------------|
124 * | Page Table for MMU systems | * 2k
125 * |--------------------------------|
126 * | PROM Code accessed from Linux | * 6kb-128b
127 * |--------------------------------|
128 * | Global data (avail from kernel)| * 128b
129 * |--------------------------------|
130 *
131 */
132
133/*
134 * Flash configuration (8,16 or 32 MB)
135 * TEXT base always at 0xFFF00000
136 * ENV_ADDR always at 0xFFF40000
137 * FLASH_BASE at 0xFC000000 for 64 MB
138 * 0xFE000000 for 32 MB
139 * 0xFF000000 for 16 MB
140 * 0xFF800000 for 8 MB
141 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200142#define CONFIG_SYS_FLASH_BASE 0x00000000
143#define CONFIG_SYS_FLASH_SIZE 0x00800000
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200144#define CONFIG_ENV_SIZE 0x8000
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100145
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200146#define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE+CONFIG_SYS_FLASH_SIZE-CONFIG_ENV_SIZE)
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100147
148#define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200149#define CONFIG_SYS_MAX_FLASH_SECT 64 /* max num of sects on one chip */
150#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of memory banks */
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100151
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200152#define CONFIG_SYS_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
153#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
154#define CONFIG_SYS_FLASH_LOCK_TOUT 5 /* Timeout for Flash Set Lock Bit (in ms) */
155#define CONFIG_SYS_FLASH_UNLOCK_TOUT 10000 /* Timeout for Flash Clear Lock Bits (in ms) */
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100156
157#ifdef ENABLE_FLASH_SUPPORT
158/* For use with grsim FLASH emulation extension */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200159#define CONFIG_SYS_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100160
161#undef CONFIG_FLASH_8BIT /* Flash is 32-bit */
162
163/*** CFI CONFIG ***/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200164#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_8BIT
Jean-Christophe PLAGNIOL-VILLARD8d94c232008-08-13 01:40:42 +0200165#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200166#define CONFIG_SYS_FLASH_CFI
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100167#endif
168
169/*
170 * Environment settings
171 */
Jean-Christophe PLAGNIOL-VILLARD68a87562008-09-10 22:48:00 +0200172#define CONFIG_ENV_IS_NOWHERE 1
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200173/*#define CONFIG_ENV_IS_IN_FLASH*/
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200174/*#define CONFIG_ENV_SIZE 0x8000*/
175#define CONFIG_ENV_SECT_SIZE 0x40000
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100176#define CONFIG_ENV_OVERWRITE 1
177
178/*
179 * Memory map
180 */
Francois Retief77bde4c2014-11-04 16:51:44 +0200181#define CONFIG_SYS_SDRAM_BASE 0x60000000
182#define CONFIG_SYS_SDRAM_SIZE 0x02000000 /* 32MiB SDRAM */
183#define CONFIG_SYS_SDRAM_END (CONFIG_SYS_SDRAM_BASE + CONFIG_SYS_SDRAM_SIZE)
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100184
Francois Retief77bde4c2014-11-04 16:51:44 +0200185#define CONFIG_SYS_SRAM_BASE 0x40000000
186#define CONFIG_SYS_SRAM_SIZE 0x00400000 /* 4MiB SRAM */
187#define CONFIG_SYS_SRAM_END (CONFIG_SYS_SRAM_BASE + CONFIG_SYS_SRAM_SIZE)
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100188
189/* Always Run U-Boot from SDRAM */
Francois Retief77bde4c2014-11-04 16:51:44 +0200190#define CONFIG_SYS_RAM_BASE CONFIG_SYS_SDRAM_BASE
191#define CONFIG_SYS_RAM_SIZE CONFIG_SYS_SDRAM_SIZE
192#define CONFIG_SYS_RAM_END CONFIG_SYS_SDRAM_END
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100193
Wolfgang Denk0191e472010-10-26 14:34:52 +0200194#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_RAM_END - GENERATED_GBL_DATA_SIZE)
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100195
Wolfgang Denk0191e472010-10-26 14:34:52 +0200196#define CONFIG_SYS_PROM_SIZE (8192-GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200197#define CONFIG_SYS_PROM_OFFSET (CONFIG_SYS_GBL_DATA_OFFSET-CONFIG_SYS_PROM_SIZE)
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100198
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200199#define CONFIG_SYS_INIT_SP_OFFSET (CONFIG_SYS_PROM_OFFSET-32)
200#define CONFIG_SYS_STACK_SIZE (0x10000-32)
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100201
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200202#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200203#if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
204# define CONFIG_SYS_RAMBOOT 1
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100205#endif
206
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200207#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
208#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
209#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100210
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200211#define CONFIG_SYS_MALLOC_END (CONFIG_SYS_INIT_SP_OFFSET-CONFIG_SYS_STACK_SIZE)
212#define CONFIG_SYS_MALLOC_BASE (CONFIG_SYS_MALLOC_END-CONFIG_SYS_MALLOC_LEN)
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100213
214/* relocated monitor area */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200215#define CONFIG_SYS_RELOC_MONITOR_MAX_END CONFIG_SYS_MALLOC_BASE
216#define CONFIG_SYS_RELOC_MONITOR_BASE (CONFIG_SYS_RELOC_MONITOR_MAX_END-CONFIG_SYS_MONITOR_LEN)
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100217
218/* make un relocated address from relocated address */
Wolfgang Denk0708bc62010-10-07 21:51:12 +0200219#define UN_RELOC(address) (address-(CONFIG_SYS_RELOC_MONITOR_BASE-CONFIG_SYS_TEXT_BASE))
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100220
Francois Retief77bde4c2014-11-04 16:51:44 +0200221#ifdef CONFIG_CMD_NET
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100222/*
223 * Ethernet configuration
224 */
225#define CONFIG_GRETH 1
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100226
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100227/*
228 * Define CONFIG_GRETH_10MBIT to force GRETH at 10Mb/s
229 */
230/* #define CONFIG_GRETH_10MBIT 1 */
231#define CONFIG_PHY_ADDR 0x00
232
Francois Retief77bde4c2014-11-04 16:51:44 +0200233#endif /* CONFIG_CMD_NET */
234
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100235/*
236 * Miscellaneous configurable options
237 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200238#define CONFIG_SYS_LONGHELP /* undef to save memory */
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100239#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200240#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100241#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200242#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100243#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200244#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
245#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
246#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100247
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200248#define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
249#define CONFIG_SYS_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100250
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200251#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100252
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100253/***** Gaisler GRLIB IP-Cores Config ********/
254
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200255#define CONFIG_SYS_GRLIB_SDRAM 0
Francois Retief77bde4c2014-11-04 16:51:44 +0200256
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200257#define CONFIG_SYS_GRLIB_MEMCFG1 (0x000000ff | (1<<11))
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100258
259/* No SDRAM Configuration */
260#undef CONFIG_SYS_GRLIB_GAISLER_SDCTRL1
261
262/* LEON2 MCTRL configuration */
263#define CONFIG_SYS_GRLIB_ESA_MCTRL1
264#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG1 (0x000000ff | (1<<11))
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100265#if CONFIG_GRSIM
266/* GRSIM configuration */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100267#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x82206000
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100268#else
269/* TSIM configuration */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100270#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG2 0x81805220
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100271#endif
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100272#define CONFIG_SYS_GRLIB_ESA_MCTRL1_CFG3 0x00136000
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100273
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100274/* GRLIB FT-MCTRL configuration */
275#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1
276#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG1 (0x000000ff | (1<<11))
277#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG2 0x82206000
278#define CONFIG_SYS_GRLIB_GAISLER_FTMCTRL1_CFG3 0x00136000
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100279
280/* no DDR controller */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100281#undef CONFIG_SYS_GRLIB_GAISLER_DDRSPA1
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100282
283/* no DDR2 Controller */
Daniel Hellstroma7da6a02010-01-25 09:56:08 +0100284#undef CONFIG_SYS_GRLIB_GAISLER_DDR2SPA1
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100285
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100286/* default kernel command line */
287#define CONFIG_DEFAULT_KERNEL_COMMAND_LINE "console=ttyS0,38400\0\0"
288
Francois Retief77bde4c2014-11-04 16:51:44 +0200289/* TSIM command:
290 * $ ./tsim-leon3 -mmu -cas
291 *
292 * This TSIM evaluation version will expire 2015-04-02
293 *
294 *
295 * TSIM/LEON3 SPARC simulator, version 2.0.35 (evaluation version)
296 *
297 * Copyright (C) 2014, Aeroflex Gaisler - all rights reserved.
298 * This software may only be used with a valid license.
299 * For latest updates, go to http://www.gaisler.com/
300 * Comments or bug-reports to support@gaisler.com
301 *
302 * serial port A on stdin/stdout
303 * allocated 4096 K SRAM memory, in 1 bank
304 * allocated 32 M SDRAM memory, in 1 bank
305 * allocated 2048 K ROM memory
306 * icache: 1 * 4 kbytes, 16 bytes/line (4 kbytes total)
307 * dcache: 1 * 4 kbytes, 16 bytes/line (4 kbytes total)
308 * tsim> leon
309 * 0x80000000 Memory configuration register 1 0x000002ff
310 * 0x80000004 Memory configuration register 2 0x81805220
311 * 0x80000008 Memory configuration register 3 0x00000000
312 */
313
Daniel Hellstromce43fed2008-03-28 10:06:52 +0100314#endif /* __CONFIG_H */