blob: efc583f91eb3b76c02d7d498ff1a5c6cf046a3f1 [file] [log] [blame]
Pali Rohár248ef0a2012-10-29 07:54:01 +00001/*
2 * (C) Copyright 2011-2012
3 * Pali Rohár <pali.rohar@gmail.com>
4 *
5 * (C) Copyright 2010
6 * Alistair Buxton <a.j.buxton@gmail.com>
7 *
8 * Derived from Beagle Board code:
9 * (C) Copyright 2006-2008
10 * Texas Instruments.
11 * Richard Woodruff <r-woodruff2@ti.com>
12 * Syed Mohammed Khasim <x0khasim@ti.com>
13 *
14 * Configuration settings for the Nokia RX-51 aka N900.
15 *
Wolfgang Denkbd8ec7e2013-10-07 13:07:26 +020016 * SPDX-License-Identifier: GPL-2.0+
Pali Rohár248ef0a2012-10-29 07:54:01 +000017 */
18
19#ifndef __CONFIG_H
20#define __CONFIG_H
21
22/*
23 * High Level Configuration Options
24 */
25
26#define CONFIG_OMAP /* in a TI OMAP core */
Pali Rohár248ef0a2012-10-29 07:54:01 +000027#define CONFIG_OMAP3430 /* which is in a 3430 */
28#define CONFIG_OMAP3_RX51 /* working with RX51 */
29#define CONFIG_SYS_L2CACHE_OFF /* pretend there is no L2 CACHE */
Lokesh Vutla56055052013-07-30 11:36:30 +053030#define CONFIG_OMAP_COMMON
Pali Rohára4b58bc2015-01-15 10:26:36 +010031#define CONFIG_SYS_GENERIC_BOARD
Nishanth Menon53fee1e2015-03-09 17:12:09 -050032/* Common ARM Erratas */
33#define CONFIG_ARM_ERRATA_454179
34#define CONFIG_ARM_ERRATA_430973
35#define CONFIG_ARM_ERRATA_621766
Pali Rohár248ef0a2012-10-29 07:54:01 +000036
37#define CONFIG_MACH_TYPE MACH_TYPE_NOKIA_RX51
38
39/*
40 * Nokia X-Loader loading secondary image to address 0x80400000
41 * NOLO loading boot image to random place, so it doesn't really
42 * matter what we set this to. We have to copy u-boot to this address
43 */
44#define CONFIG_SYS_TEXT_BASE 0x80008000
45
46#define CONFIG_SDRC /* The chip has SDRC controller */
47
48#include <asm/arch/cpu.h> /* get chip and board defs */
Nishanth Menonfa96c962015-03-09 17:12:04 -050049#include <asm/arch/omap.h>
Pali Rohár248ef0a2012-10-29 07:54:01 +000050#include <asm/arch/mem.h>
51#include <linux/stringify.h>
52
53/*
54 * Display CPU and Board information
55 */
56#define CONFIG_DISPLAY_CPUINFO
57#define CONFIG_DISPLAY_BOARDINFO
58
59/* Clock Defines */
60#define V_OSCK 26000000 /* Clock output from T2 */
61#define V_SCLK (V_OSCK >> 1)
62
63#undef CONFIG_USE_IRQ /* no support for IRQs */
64#define CONFIG_MISC_INIT_R
65#define CONFIG_SKIP_LOWLEVEL_INIT /* X-Loader set everything up */
66
67#define CONFIG_CMDLINE_TAG /* enable passing kernel command line string */
68#define CONFIG_INITRD_TAG /* enable passing initrd */
69#define CONFIG_REVISION_TAG /* enable passing revision tag*/
70#define CONFIG_SETUP_MEMORY_TAGS /* enable memory tag */
71
72/*
73 * Size of malloc() pool
74 */
75#define CONFIG_ENV_SIZE (128 << 10)
76#define CONFIG_UBI_SIZE (512 << 10)
77#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + CONFIG_UBI_SIZE + \
78 (128 << 10))
79
80/*
81 * Hardware drivers
82 */
83
84/*
85 * NS16550 Configuration
86 */
87#define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
88
89#define CONFIG_SYS_NS16550
90#define CONFIG_SYS_NS16550_SERIAL
91#define CONFIG_SYS_NS16550_REG_SIZE (-4)
92#define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
93
94/*
95 * select serial console configuration
96 */
97#define CONFIG_CONS_INDEX 3
98#define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
99#define CONFIG_SERIAL3 3 /* UART3 on RX-51 */
100
101/* allow to overwrite serial and ethaddr */
102#define CONFIG_ENV_OVERWRITE
103#define CONFIG_BAUDRATE 115200
104#define CONFIG_SYS_BAUDRATE_TABLE { 4800, 9600, 19200, 38400, 57600, 115200 }
105#define CONFIG_MMC
106#define CONFIG_GENERIC_MMC
107#define CONFIG_OMAP_HSMMC
108#define CONFIG_DOS_PARTITION
109
110/* USB */
111#define CONFIG_MUSB_UDC
112#define CONFIG_MUSB_HDC
113#define CONFIG_USB_OMAP3
114#define CONFIG_TWL4030_USB
115
116/* USB device configuration */
117#define CONFIG_USB_DEVICE
118#define CONFIG_USBD_VENDORID 0x0421
119#define CONFIG_USBD_PRODUCTID 0x01c8
120#define CONFIG_USBD_MANUFACTURER "Nokia"
121#define CONFIG_USBD_PRODUCT_NAME "N900"
122
123#define CONFIG_SYS_CONSOLE_IS_IN_ENV
124#define CONFIG_SYS_NO_FLASH
125
126/* commands to include */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000127#define CONFIG_CMD_EXT2 /* EXT2 Support */
128#define CONFIG_CMD_EXT4 /* EXT4 Support */
129#define CONFIG_CMD_FAT /* FAT support */
130
131#define CONFIG_CMD_I2C /* I2C serial bus support */
132#define CONFIG_CMD_MMC /* MMC support */
133#define CONFIG_CMD_GPIO /* Enable gpio command */
134
135#define CONFIG_CMDLINE_EDITING /* add command line history */
136#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
137
Pali Rohár13eb3e42013-03-07 05:15:19 +0000138#define CONFIG_CMD_BOOTMENU /* ANSI terminal Boot Menu */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000139#define CONFIG_CMD_CLEAR /* ANSI terminal clear screen command */
140
141#ifdef ONENAND_SUPPORT
142
143#define CONFIG_CMD_ONENAND /* ONENAND support */
144#define CONFIG_CMD_MTDPARTS /* mtd parts support */
145
146#ifdef UBIFS_SUPPORT
147#define CONFIG_CMD_UBI /* UBI Support */
148#define CONFIG_CMD_UBIFS /* UBIFS Support */
149#endif
150
151#endif
152
Pali Rohár248ef0a2012-10-29 07:54:01 +0000153#define CONFIG_OMAP3_SPI
Heiko Schocherf53f2b82013-10-22 11:03:18 +0200154#define CONFIG_SYS_I2C
155#define CONFIG_SYS_OMAP24_I2C_SPEED 100000
156#define CONFIG_SYS_OMAP24_I2C_SLAVE 1
157#define CONFIG_SYS_I2C_OMAP34XX
Pali Rohár248ef0a2012-10-29 07:54:01 +0000158
159/*
160 * TWL4030
161 */
162#define CONFIG_TWL4030_POWER
163#define CONFIG_TWL4030_LED
164#define CONFIG_TWL4030_KEYPAD
165
166#define CONFIG_OMAP_GPIO
167#define GPIO_SLIDE 71
168
169/*
170 * Board ONENAND Info.
171 */
172
173#define PART1_NAME "bootloader"
174#define PART1_SIZE 128
175#define PART1_MULL 1024
176#define PART1_SUFF "k"
177#define PART1_OFFS 0x00000000
178#define PART1_MASK 0x00000003
179
180#define PART2_NAME "config"
181#define PART2_SIZE 384
182#define PART2_MULL 1024
183#define PART2_SUFF "k"
184#define PART2_OFFS 0x00020000
185#define PART2_MASK 0x00000000
186
187#define PART3_NAME "log"
188#define PART3_SIZE 256
189#define PART3_MULL 1024
190#define PART3_SUFF "k"
191#define PART3_OFFS 0x00080000
192#define PART3_MASK 0x00000000
193
194#define PART4_NAME "kernel"
195#define PART4_SIZE 2
196#define PART4_MULL 1024*1024
197#define PART4_SUFF "m"
198#define PART4_OFFS 0x000c0000
199#define PART4_MASK 0x00000000
200
201#define PART5_NAME "initfs"
202#define PART5_SIZE 2
203#define PART5_MULL 1024*1024
204#define PART5_SUFF "m"
205#define PART5_OFFS 0x002c0000
206#define PART5_MASK 0x00000000
207
208#define PART6_NAME "rootfs"
209#define PART6_SIZE 257280
210#define PART6_MULL 1024
211#define PART6_SUFF "k"
212#define PART6_OFFS 0x004c0000
213#define PART6_MASK 0x00000000
214
215#ifdef ONENAND_SUPPORT
216
Pali Rohár248ef0a2012-10-29 07:54:01 +0000217#define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
218#define CONFIG_MTD_DEVICE
219#define CONFIG_MTD_PARTITIONS
220
221#ifdef UBIFS_SUPPORT
222#define CONFIG_RBTREE
223#define CONFIG_LZO
224#endif
225
226#define MTDIDS_DEFAULT "onenand0=onenand"
227#define MTDPARTS_DEFAULT "mtdparts=onenand:" \
228 __stringify(PART1_SIZE) PART1_SUFF "(" PART1_NAME ")ro," \
229 __stringify(PART2_SIZE) PART2_SUFF "(" PART2_NAME ")," \
230 __stringify(PART3_SIZE) PART3_SUFF "(" PART3_NAME ")," \
231 __stringify(PART4_SIZE) PART4_SUFF "(" PART4_NAME ")," \
232 __stringify(PART5_SIZE) PART5_SUFF "(" PART5_NAME ")," \
233 "-(" PART6_NAME ")"
234
235#endif
236
237/* Watchdog support */
238#define CONFIG_HW_WATCHDOG
239
240/*
241 * Framebuffer
242 */
243/* Video console */
244#define CONFIG_VIDEO
245#define CONFIG_CFB_CONSOLE
246#define CONFIG_CFB_CONSOLE_ANSI /* Enable ANSI escape codes in framebuffer */
247#define CONFIG_VIDEO_LOGO
248#define VIDEO_FB_16BPP_PIXEL_SWAP
249#define VIDEO_FB_16BPP_WORD_SWAP
250#define CONFIG_VIDEO_SW_CURSOR
251#define CONFIG_SPLASH_SCREEN
252
253/* functions for cfb_console */
254#define VIDEO_KBD_INIT_FCT rx51_kp_init()
255#define VIDEO_TSTC_FCT rx51_kp_tstc
256#define VIDEO_GETC_FCT rx51_kp_getc
257#ifndef __ASSEMBLY__
Simon Glass0d1e1f72014-07-23 06:54:59 -0600258struct stdio_dev;
Pali Rohár248ef0a2012-10-29 07:54:01 +0000259int rx51_kp_init(void);
Simon Glass0d1e1f72014-07-23 06:54:59 -0600260int rx51_kp_tstc(struct stdio_dev *sdev);
261int rx51_kp_getc(struct stdio_dev *sdev);
Pali Rohár248ef0a2012-10-29 07:54:01 +0000262#endif
263
264#ifndef MTDPARTS_DEFAULT
265#define MTDPARTS_DEFAULT
266#endif
267
268/* Environment information */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000269#define CONFIG_EXTRA_ENV_SETTINGS \
270 "mtdparts=" MTDPARTS_DEFAULT "\0" \
271 "usbtty=cdc_acm\0" \
272 "stdin=vga\0" \
273 "stdout=vga\0" \
274 "stderr=vga\0" \
275 "setcon=setenv stdin ${con};" \
276 "setenv stdout ${con};" \
277 "setenv stderr ${con}\0" \
278 "sercon=setenv con serial; run setcon\0" \
279 "usbcon=setenv con usbtty; run setcon\0" \
280 "vgacon=setenv con vga; run setcon\0" \
281 "slide=gpio input " __stringify(GPIO_SLIDE) "\0" \
282 "switchmmc=mmc dev ${mmcnum}\0" \
283 "kernaddr=0x82008000\0" \
284 "initrdaddr=0x84008000\0" \
285 "scriptaddr=0x86008000\0" \
286 "fileload=${mmctype}load mmc ${mmcnum}:${mmcpart} " \
287 "${loadaddr} ${mmcfile}\0" \
288 "kernload=setenv loadaddr ${kernaddr};" \
289 "setenv mmcfile ${mmckernfile};" \
290 "run fileload\0" \
291 "initrdload=setenv loadaddr ${initrdaddr};" \
292 "setenv mmcfile ${mmcinitrdfile};" \
293 "run fileload\0" \
294 "scriptload=setenv loadaddr ${scriptaddr};" \
295 "setenv mmcfile ${mmcscriptfile};" \
296 "run fileload\0" \
297 "scriptboot=echo Running ${mmcscriptfile} from mmc " \
298 "${mmcnum}:${mmcpart} ...; source ${scriptaddr}\0" \
299 "kernboot=echo Booting ${mmckernfile} from mmc " \
300 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr}\0" \
301 "kerninitrdboot=echo Booting ${mmckernfile} ${mmcinitrdfile} from mmc "\
302 "${mmcnum}:${mmcpart} ...; bootm ${kernaddr} ${initrdaddr}\0" \
303 "attachboot=echo Booting attached kernel image ...;" \
304 "setenv setup_omap_atag 1;" \
305 "bootm ${attkernaddr};" \
306 "setenv setup_omap_atag\0" \
307 "trymmcscriptboot=if run switchmmc; then " \
308 "if run scriptload; then " \
309 "run scriptboot;" \
310 "fi;" \
311 "fi\0" \
312 "trymmckernboot=if run switchmmc; then " \
313 "if run kernload; then " \
314 "run kernboot;" \
315 "fi;" \
316 "fi\0" \
317 "trymmckerninitrdboot=if run switchmmc; then " \
318 "if run initrdload; then " \
319 "if run kernload; then " \
320 "run kerninitrdboot;" \
321 "fi;" \
322 "fi; " \
323 "fi\0" \
324 "trymmcpartboot=setenv mmcscriptfile boot.scr; run trymmcscriptboot;" \
325 "setenv mmckernfile uImage; run trymmckernboot\0" \
326 "trymmcallpartboot=setenv mmcpart 1; run trymmcpartboot;" \
327 "setenv mmcpart 2; run trymmcpartboot;" \
328 "setenv mmcpart 3; run trymmcpartboot;" \
329 "setenv mmcpart 4; run trymmcpartboot\0" \
330 "trymmcboot=if run switchmmc; then " \
331 "setenv mmctype fat;" \
332 "run trymmcallpartboot;" \
333 "setenv mmctype ext2;" \
334 "run trymmcallpartboot;" \
335 "setenv mmctype ext4;" \
336 "run trymmcallpartboot;" \
337 "fi\0" \
338 "emmcboot=setenv mmcnum 1; run trymmcboot\0" \
339 "sdboot=setenv mmcnum 0; run trymmcboot\0" \
Pali Rohár13eb3e42013-03-07 05:15:19 +0000340 "menucmd=bootmenu\0" \
341 "bootmenu_0=Attached kernel=run attachboot\0" \
342 "bootmenu_1=Internal eMMC=run emmcboot\0" \
343 "bootmenu_2=External SD card=run sdboot\0" \
344 "bootmenu_3=U-Boot boot order=boot\0" \
345 "bootmenu_delay=30\0" \
Pali Rohár248ef0a2012-10-29 07:54:01 +0000346 ""
347
348#define CONFIG_PREBOOT \
Pali Rohár13eb3e42013-03-07 05:15:19 +0000349 "setenv mmcnum 1; setenv mmcpart 1;" \
350 "setenv mmcscriptfile bootmenu.scr;" \
351 "if run switchmmc; then " \
352 "setenv mmcdone true;" \
353 "setenv mmctype fat;" \
354 "if run scriptload; then true; else " \
355 "setenv mmctype ext2;" \
356 "if run scriptload; then true; else " \
357 "setenv mmctype ext4;" \
358 "if run scriptload; then true; else " \
359 "setenv mmcdone false;" \
360 "fi;" \
361 "fi;" \
362 "fi;" \
363 "if ${mmcdone}; then " \
364 "run scriptboot;" \
365 "fi;" \
366 "fi;" \
367 "if run slide; then true; else " \
368 "setenv bootmenu_delay 0;" \
369 "setenv bootdelay 0;" \
370 "fi"
371
372#define CONFIG_POSTBOOTMENU \
373 "echo;" \
Pali Rohár248ef0a2012-10-29 07:54:01 +0000374 "echo Extra commands:;" \
375 "echo run sercon - Use serial port for control.;" \
376 "echo run usbcon - Use usbtty for control.;" \
377 "echo run vgacon - Use framebuffer/keyboard.;" \
378 "echo run sdboot - Boot from SD card slot.;" \
379 "echo run emmcboot - Boot internal eMMC memory.;" \
380 "echo run attachboot - Boot attached kernel image.;" \
381 "echo"
382
383#define CONFIG_BOOTCOMMAND \
384 "run sdboot;" \
385 "run emmcboot;" \
386 "run attachboot;" \
387 "echo"
388
Pali Rohár13eb3e42013-03-07 05:15:19 +0000389#define CONFIG_BOOTDELAY 30
Pali Rohár13eb3e42013-03-07 05:15:19 +0000390#define CONFIG_MENU
391#define CONFIG_MENU_SHOW
392
Pali Rohár248ef0a2012-10-29 07:54:01 +0000393/*
394 * Miscellaneous configurable options
395 */
396#define CONFIG_SYS_LONGHELP /* undef to save memory */
397#define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
398#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
399#define CONFIG_SYS_PROMPT "Nokia RX-51 # "
400#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
401/* Print Buffer Size */
402#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
403 sizeof(CONFIG_SYS_PROMPT) + 16)
404#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
405/* Boot Argument Buffer Size */
406#define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
407
408#define CONFIG_SYS_MEMTEST_START (OMAP34XX_SDRC_CS0)
409#define CONFIG_SYS_MEMTEST_END (OMAP34XX_SDRC_CS0 + 0x01F00000)/*31MB*/
410
411/* default load address */
412#define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0)
413
414/*
415 * OMAP3 has 12 GP timers, they can be driven by the system clock
416 * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
417 * This rate is divided by a local divisor.
418 */
419#define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
420#define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
Pali Rohár248ef0a2012-10-29 07:54:01 +0000421
422/*
423 * Stack sizes
424 *
425 * The stack sizes are set up in start.S using the settings below
426 */
427#define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
428
429/*
430 * Physical Memory Map
431 */
432#define CONFIG_NR_DRAM_BANKS 2
433#define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
434
435/*
436 * FLASH and environment organization
437 */
438
439#define CONFIG_ENV_IS_NOWHERE
440
441#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
442#define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
443#define CONFIG_SYS_INIT_RAM_SIZE 0x800
444#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
445 CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
446
447/*
448 * Attached kernel image
449 */
450
451#define SDRAM_SIZE 0x10000000 /* 256 MB */
452#define SDRAM_END (CONFIG_SYS_SDRAM_BASE + SDRAM_SIZE)
453
454#define IMAGE_MAXSIZE 0x1FF800 /* 2 MB - 2 kB */
455#define KERNEL_OFFSET 0x40000 /* 256 kB */
456#define KERNEL_MAXSIZE (IMAGE_MAXSIZE-KERNEL_OFFSET)
457#define KERNEL_ADDRESS (SDRAM_END-KERNEL_MAXSIZE)
458
459/* Reserve protected RAM for attached kernel */
460#define CONFIG_PRAM ((KERNEL_MAXSIZE >> 10)+1)
461
462#endif /* __CONFIG_H */