blob: 6fe7fd33c0eee8f1b157a7774ce3ed8c915f11d6 [file] [log] [blame]
wdenk0f8c9762002-08-19 11:57:05 +00001/*
2 * (C) Copyright 2001
3 * Stefan Roese, esd gmbh germany, stefan.roese@esd-electronics.com
4 *
5 * See file CREDITS for list of people who contributed to this
6 * project.
7 *
8 * This program is free software; you can redistribute it and/or
9 * modify it under the terms of the GNU General Public License as
10 * published by the Free Software Foundation; either version 2 of
11 * the License, or (at your option) any later version.
12 *
13 * This program is distributed in the hope that it will be useful,
14 * but WITHOUT ANY WARRANTY; without even the implied warranty of
wdenkda55c6e2004-01-20 23:12:12 +000015 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
wdenk0f8c9762002-08-19 11:57:05 +000016 * GNU General Public License for more details.
17 *
18 * You should have received a copy of the GNU General Public License
19 * along with this program; if not, write to the Free Software
20 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
21 * MA 02111-1307 USA
22 */
23
24/*
25 * board/config.h - configuration options, board specific
26 */
27
28#ifndef __CONFIG_H
29#define __CONFIG_H
30
31/*
32 * High Level Configuration Options
33 * (easy to change)
34 */
35
36#define CONFIG_IOP480 1 /* This is a IOP480 CPU */
wdenkda55c6e2004-01-20 23:12:12 +000037#define CONFIG_DASA_SIM 1 /* ...on a DASA_SIM board */
wdenk0f8c9762002-08-19 11:57:05 +000038
Wolfgang Denk291ba1b2010-10-06 09:05:45 +020039#define CONFIG_SYS_TEXT_BASE 0xFFFC0000
Wolfgang Denk341e5e72010-11-28 21:18:58 +010040#define CONFIG_SYS_LDSCRIPT "board/esd/dasa_sim/u-boot.lds"
Wolfgang Denk291ba1b2010-10-06 09:05:45 +020041
wdenkda55c6e2004-01-20 23:12:12 +000042#define CONFIG_BOARD_EARLY_INIT_F 1 /* call board_early_init_f() */
wdenk0f8c9762002-08-19 11:57:05 +000043
wdenkda55c6e2004-01-20 23:12:12 +000044#define CONFIG_CLOCKS_IN_MHZ 1 /* clocks passsed to Linux in MHz */
wdenk0f8c9762002-08-19 11:57:05 +000045
wdenkda55c6e2004-01-20 23:12:12 +000046#define CONFIG_CPUCLOCK 66
47#define CONFIG_BUSCLOCK (CONFIG_CPUCLOCK)
wdenk0f8c9762002-08-19 11:57:05 +000048
wdenkda55c6e2004-01-20 23:12:12 +000049#define CONFIG_BAUDRATE 9600
wdenk0f8c9762002-08-19 11:57:05 +000050#define CONFIG_BOOTDELAY 3 /* autoboot after 5 seconds */
51#define CONFIG_BOOTCOMMAND "bootm ffe00000" /* autoboot command */
52
wdenkda55c6e2004-01-20 23:12:12 +000053#undef CONFIG_BOOTARGS
wdenk0f8c9762002-08-19 11:57:05 +000054
55#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020056#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
wdenk0f8c9762002-08-19 11:57:05 +000057
58#undef CONFIG_WATCHDOG /* watchdog disabled */
59
60#define CONFIG_IPADDR 10.0.18.222
61#define CONFIG_SERVERIP 10.0.18.190
62
Jon Loeliger4e4f2072007-07-07 20:40:43 -050063
64/*
Jon Loeligerf5709d12007-07-10 09:02:57 -050065 * BOOTP options
66 */
67#define CONFIG_BOOTP_BOOTFILESIZE
68#define CONFIG_BOOTP_BOOTPATH
69#define CONFIG_BOOTP_GATEWAY
70#define CONFIG_BOOTP_HOSTNAME
71
72
73/*
Jon Loeliger4e4f2072007-07-07 20:40:43 -050074 * Command line configuration.
75 */
76#include <config_cmd_default.h>
77
78#define CONFIG_CMD_BSP
79
wdenk0f8c9762002-08-19 11:57:05 +000080
81#if 0 /* Does not appear to be used?! If it is used, needs to be fixed */
82#define CONFIG_SOFT_I2C /* Software I2C support enabled */
83#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020084#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
wdenk0f8c9762002-08-19 11:57:05 +000085
wdenk0f8c9762002-08-19 11:57:05 +000086/*
87 * Miscellaneous configurable options
88 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020089#define CONFIG_SYS_LONGHELP /* undef to save memory */
90#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
Jon Loeliger4e4f2072007-07-07 20:40:43 -050091#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020092#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
wdenk0f8c9762002-08-19 11:57:05 +000093#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020094#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
wdenk0f8c9762002-08-19 11:57:05 +000095#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020096#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
97#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
98#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
wdenk0f8c9762002-08-19 11:57:05 +000099
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200100#define CONFIG_SYS_CONSOLE_INFO_QUIET 1 /* don't print console @ startup*/
wdenk0f8c9762002-08-19 11:57:05 +0000101
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200102#define CONFIG_SYS_MEMTEST_START 0x0400000 /* memtest works on */
103#define CONFIG_SYS_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
wdenk0f8c9762002-08-19 11:57:05 +0000104
105/* The following table includes the supported baudrates */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200106#define CONFIG_SYS_BAUDRATE_TABLE \
wdenk57b2d802003-06-27 21:31:46 +0000107 { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200 }
wdenk0f8c9762002-08-19 11:57:05 +0000108
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200109#define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
wdenk0f8c9762002-08-19 11:57:05 +0000110
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200111#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
wdenk0f8c9762002-08-19 11:57:05 +0000112
113#define CONFIG_ZERO_BOOTDELAY_CHECK /* check for keypress on bootdelay==0 */
114
115/*-----------------------------------------------------------------------
116 * Definitions for initial stack pointer and data area (in DPRAM)
117 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200118#define CONFIG_SYS_INIT_RAM_ADDR 0x00df0000 /* inside of SDRAM */
Wolfgang Denk1c2e98e2010-10-26 13:32:32 +0200119#define CONFIG_SYS_INIT_RAM_SIZE 0x0f00 /* Size of used area in RAM */
Wolfgang Denk0191e472010-10-26 14:34:52 +0200120#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200121#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
wdenk0f8c9762002-08-19 11:57:05 +0000122
123/*-----------------------------------------------------------------------
124 * Start addresses for the final memory configuration
125 * (Set up by the startup code)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200126 * Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
wdenk0f8c9762002-08-19 11:57:05 +0000127 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200128#define CONFIG_SYS_SDRAM_BASE 0x00000000
Matthias Fuchsc20a8722009-02-20 10:19:16 +0100129#define CONFIG_SYS_FLASH_BASE 0xFFFC0000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200130#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
Matthias Fuchsc20a8722009-02-20 10:19:16 +0100131#define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 128 kB for Monitor */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200132#define CONFIG_SYS_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
wdenk0f8c9762002-08-19 11:57:05 +0000133
134/*
135 * For booting Linux, the board info and command line data
136 * have to be in the first 8 MB of memory, since this is
137 * the maximum mapped by the Linux kernel during initialization.
138 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200139#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
wdenk0f8c9762002-08-19 11:57:05 +0000140/*-----------------------------------------------------------------------
141 * FLASH organization
142 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200143#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
144#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
wdenk0f8c9762002-08-19 11:57:05 +0000145
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200146#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
147#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
wdenk0f8c9762002-08-19 11:57:05 +0000148
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200149#define CONFIG_SYS_FLASH_WORD_SIZE unsigned char /* flash word size (width) */
150#define CONFIG_SYS_FLASH_ADDR0 0x0AA9 /* 1st address for flash config cycles */
151#define CONFIG_SYS_FLASH_ADDR1 0x0556 /* 2nd address for flash config cycles */
wdenk0f8c9762002-08-19 11:57:05 +0000152/*
153 * The following defines are added for buggy IOP480 byte interface.
154 * All other boards should use the standard values (CPCI405 etc.)
155 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200156#define CONFIG_SYS_FLASH_READ0 0x0002 /* 0 is standard */
157#define CONFIG_SYS_FLASH_READ1 0x0000 /* 1 is standard */
158#define CONFIG_SYS_FLASH_READ2 0x0004 /* 2 is standard */
wdenk0f8c9762002-08-19 11:57:05 +0000159
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200160#define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
wdenk0f8c9762002-08-19 11:57:05 +0000161
Jean-Christophe PLAGNIOL-VILLARD53db4cd2008-09-10 22:48:04 +0200162#define CONFIG_ENV_IS_IN_FLASH 1
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200163#define CONFIG_ENV_OFFSET 0x00010000 /* Offset of Environment Sector */
164#define CONFIG_ENV_SIZE 0x1000 /* Total Size of Environment Sector */
wdenk0f8c9762002-08-19 11:57:05 +0000165
166#if 0
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200167#define CONFIG_ENV_SECT_SIZE 0x8000 /* see README - env sector total size */
wdenk0f8c9762002-08-19 11:57:05 +0000168#else
Jean-Christophe PLAGNIOL-VILLARD7e1cda62008-09-10 22:48:06 +0200169#define CONFIG_ENV_SECT_SIZE 0x10000 /* see README - env sector total size */
wdenk0f8c9762002-08-19 11:57:05 +0000170#endif
171
172/*-----------------------------------------------------------------------
173 * PCI stuff
174 */
175#define CONFIG_PCI /* include pci support */
176#undef CONFIG_PCI_PNP
177
wdenk0f8c9762002-08-19 11:57:05 +0000178
179#define CONFIG_TULIP
180
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200181#define CONFIG_SYS_ETH_DEV_FN 0x0000
182#define CONFIG_SYS_ETH_IOBASE 0x0fff0000
183#define CONFIG_SYS_PCI9054_DEV_FN 0x0800
184#define CONFIG_SYS_PCI9054_IOBASE 0x0eff0000
wdenk0f8c9762002-08-19 11:57:05 +0000185
wdenk0f8c9762002-08-19 11:57:05 +0000186/*
187 * Init Memory Controller:
188 *
189 * BR0/1 and OR0/1 (FLASH)
190 */
191
192#define FLASH_BASE0_PRELIM 0xFFE00000 /* FLASH bank #0 */
193
wdenk0f8c9762002-08-19 11:57:05 +0000194#endif /* __CONFIG_H */