blob: d7c6f8808e0d652e4f70efd062ceb0fe823bb352 [file] [log] [blame]
Parthiban Nallathambic4669382019-04-10 16:35:32 +02001/* SPDX-License-Identifier: GPL-2.0+ */
2/*
3 * Board configuration file for Phytec phyBOARD-i.MX6ULL-Segin SBC
4 * Copyright (C) 2019 Parthiban Nallathambi <parthitce@gmail.com>
5 *
6 * Based on include/configs/xpress.h:
7 * Copyright (C) 2015-2016 Stefan Roese <sr@denx.de>
8 */
9#ifndef __PCL063_ULL_H
10#define __PCL063_ULL_H
11
12#include <linux/sizes.h>
Simon Glassfb64e362020-05-10 11:40:09 -060013#include <linux/stringify.h>
Parthiban Nallathambic4669382019-04-10 16:35:32 +020014#include "mx6_common.h"
15
16/* SPL options */
17#include "imx6_spl.h"
18
19#define CONFIG_SYS_FSL_USDHC_NUM 2
20
21/* Size of malloc() pool */
22#define CONFIG_SYS_MALLOC_LEN (16 * SZ_1M)
23
24/* Environment settings */
Parthiban Nallathambic4669382019-04-10 16:35:32 +020025
26/* Environment in SD */
Parthiban Nallathambic4669382019-04-10 16:35:32 +020027#define MMC_ROOTFS_DEV 0
28#define MMC_ROOTFS_PART 2
29
30/* Console configs */
31#define CONFIG_MXC_UART_BASE UART1_BASE
32
33/* MMC Configs */
Parthiban Nallathambic4669382019-04-10 16:35:32 +020034
35#define CONFIG_SYS_FSL_ESDHC_ADDR USDHC2_BASE_ADDR
36#define CONFIG_SUPPORT_EMMC_BOOT
37
38/* I2C configs */
39#ifdef CONFIG_CMD_I2C
40#define CONFIG_SYS_I2C_MXC_I2C1 /* enable I2C bus 1 */
41#define CONFIG_SYS_I2C_SPEED 100000
42#endif
43
44/* Miscellaneous configurable options */
Parthiban Nallathambic4669382019-04-10 16:35:32 +020045
46#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
47#define CONFIG_SYS_HZ 1000
48
49/* Physical Memory Map */
50#define PHYS_SDRAM MMDC0_ARB_BASE_ADDR
51#define PHYS_SDRAM_SIZE SZ_256M
52
53#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM
54#define CONFIG_SYS_INIT_RAM_ADDR IRAM_BASE_ADDR
55#define CONFIG_SYS_INIT_RAM_SIZE IRAM_SIZE
56
57#define CONFIG_SYS_INIT_SP_OFFSET \
58 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
59#define CONFIG_SYS_INIT_SP_ADDR \
60 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
61
62/* NAND */
63#define CONFIG_SYS_MAX_NAND_DEVICE 1
64#define CONFIG_SYS_NAND_BASE 0x40000000
65
66/* USB Configs */
67#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
68#define CONFIG_MXC_USB_PORTSC (PORT_PTS_UTMI | PORT_PTS_PTW)
69#define CONFIG_MXC_USB_FLAGS 0
70#define CONFIG_USB_MAX_CONTROLLER_COUNT 1
71
72#define CONFIG_IMX_THERMAL
73
74#define ENV_MMC \
75 "mmcdev=" __stringify(MMC_ROOTFS_DEV) "\0" \
76 "mmcpart=" __stringify(MMC_ROOTFS_PART) "\0" \
77 "fitpart=1\0" \
78 "bootdelay=3\0" \
79 "silent=1\0" \
80 "optargs=rw rootwait\0" \
81 "mmcautodetect=yes\0" \
82 "mmcrootfstype=ext4\0" \
83 "mmcfit_name=fitImage\0" \
84 "mmcloadfit=fatload mmc ${mmcdev}:${fitpart} ${fit_addr} " \
85 "${mmcfit_name}\0" \
86 "mmcargs=setenv bootargs " \
87 "root=/dev/mmcblk${mmcdev}p${mmcpart} ${optargs} " \
88 "console=${console} rootfstype=${mmcrootfstype}\0" \
89 "mmc_mmc_fit=run mmcloadfit;run mmcargs addcon; bootm ${fit_addr}\0" \
90
91/* Default environment */
92#define CONFIG_EXTRA_ENV_SETTINGS \
93 "fdt_high=0xffffffff\0" \
94 "console=ttymxc0,115200n8\0" \
95 "addcon=setenv bootargs ${bootargs} console=${console},${baudrate}\0" \
96 "fit_addr=0x82000000\0" \
97 ENV_MMC
98
99#define CONFIG_BOOTCOMMAND "run mmc_mmc_fit"
100
101#define BOOT_TARGET_DEVICES(func) \
102 func(MMC, mmc, 0) \
103 func(MMC, mmc, 1) \
104 func(DHCP, dhcp, na)
105
106#include <config_distro_bootcmd.h>
107
108#endif /* __PCL063_ULL_H */