blob: 32f93f2f46e9d63f3def6e7ebf0b96dca10af306 [file] [log] [blame]
Stefan Roese073efd72015-04-25 06:29:56 +02001/*
2 * Copyright (C) 2014 Stefan Roese <sr@denx.de>
3 *
4 * SPDX-License-Identifier: GPL-2.0+
5 */
6
7#ifndef _CONFIG_DB_88F6820_GP_H
8#define _CONFIG_DB_88F6820_GP_H
9
10/*
11 * High Level Configuration Options (easy to change)
12 */
Stefan Roese073efd72015-04-25 06:29:56 +020013
Stefan Roese073efd72015-04-25 06:29:56 +020014#define CONFIG_DISPLAY_BOARDINFO_LATE
15
Stefan Roese3dbf35c2015-08-06 14:27:36 +020016/*
17 * TEXT_BASE needs to be below 16MiB, since this area is scrubbed
18 * for DDR ECC byte filling in the SPL before loading the main
19 * U-Boot into it.
20 */
21#define CONFIG_SYS_TEXT_BASE 0x00800000
Stefan Roese073efd72015-04-25 06:29:56 +020022#define CONFIG_SYS_TCLK 250000000 /* 250MHz */
23
24/*
25 * Commands configuration
26 */
Stefan Roese073efd72015-04-25 06:29:56 +020027
28/* I2C */
29#define CONFIG_SYS_I2C
30#define CONFIG_SYS_I2C_MVTWSI
31#define CONFIG_I2C_MVTWSI_BASE0 MVEBU_TWSI_BASE
32#define CONFIG_SYS_I2C_SLAVE 0x0
33#define CONFIG_SYS_I2C_SPEED 100000
34
35/* SPI NOR flash default params, used by sf commands */
36#define CONFIG_SF_DEFAULT_SPEED 1000000
37#define CONFIG_SF_DEFAULT_MODE SPI_MODE_3
Stefan Roese073efd72015-04-25 06:29:56 +020038
Stefan Roese1746e872015-06-29 14:58:11 +020039/*
40 * SDIO/MMC Card Configuration
41 */
Stefan Roese1746e872015-06-29 14:58:11 +020042#define CONFIG_SYS_MMC_BASE MVEBU_SDIO_BASE
43
Stefan Roese10aad202015-06-29 14:58:14 +020044/*
45 * SATA/SCSI/AHCI configuration
46 */
Stefan Roese10aad202015-06-29 14:58:14 +020047#define CONFIG_SCSI_AHCI_PLAT
48#define CONFIG_SYS_SCSI_MAX_SCSI_ID 2
49#define CONFIG_SYS_SCSI_MAX_LUN 1
50#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * \
51 CONFIG_SYS_SCSI_MAX_LUN)
52
Stefan Roese1746e872015-06-29 14:58:11 +020053/* Partition support */
Stefan Roese1746e872015-06-29 14:58:11 +020054
55/* Additional FS support/configuration */
56#define CONFIG_SUPPORT_VFAT
57
Stefan Roese2feb2262015-06-29 14:58:16 +020058/* USB/EHCI configuration */
Stefan Roese2feb2262015-06-29 14:58:16 +020059#define CONFIG_EHCI_IS_TDI
60
Stefan Roese073efd72015-04-25 06:29:56 +020061/* Environment in SPI NOR flash */
Stefan Roese073efd72015-04-25 06:29:56 +020062#define CONFIG_ENV_OFFSET (1 << 20) /* 1MiB in */
63#define CONFIG_ENV_SIZE (64 << 10) /* 64KiB */
64#define CONFIG_ENV_SECT_SIZE (256 << 10) /* 256KiB sectors */
65
66#define CONFIG_PHY_MARVELL /* there is a marvell phy */
Stefan Roese073efd72015-04-25 06:29:56 +020067#define PHY_ANEG_TIMEOUT 8000 /* PHY needs a longer aneg time */
68
Stefan Roesec22b7012015-08-11 12:50:58 +020069/* PCIe support */
Stefan Roese83097cf2015-11-25 07:37:00 +010070#ifndef CONFIG_SPL_BUILD
Stefan Roesec22b7012015-08-11 12:50:58 +020071#define CONFIG_PCI_MVEBU
Stefan Roesec22b7012015-08-11 12:50:58 +020072#define CONFIG_PCI_SCAN_SHOW
Stefan Roese83097cf2015-11-25 07:37:00 +010073#endif
Stefan Roesec22b7012015-08-11 12:50:58 +020074
Stefan Roese073efd72015-04-25 06:29:56 +020075#define CONFIG_SYS_ALT_MEMTEST
76
Kevin Smith2366bcc2015-05-18 16:09:46 +000077/* Keep device tree and initrd in lower memory so the kernel can access them */
78#define CONFIG_EXTRA_ENV_SETTINGS \
79 "fdt_high=0x10000000\0" \
80 "initrd_high=0x10000000\0"
81
Stefan Roese5caab192015-03-25 13:35:15 +010082/* SPL */
Stefan Roese6f7d6672015-07-20 11:20:40 +020083/*
84 * Select the boot device here
85 *
86 * Currently supported are:
87 * SPL_BOOT_SPI_NOR_FLASH - Booting via SPI NOR flash
88 * SPL_BOOT_SDIO_MMC_CARD - Booting via SDIO/MMC card (partition 1)
89 */
90#define SPL_BOOT_SPI_NOR_FLASH 1
91#define SPL_BOOT_SDIO_MMC_CARD 2
92#define CONFIG_SPL_BOOT_DEVICE SPL_BOOT_SPI_NOR_FLASH
93
Stefan Roese5caab192015-03-25 13:35:15 +010094/* Defines for SPL */
95#define CONFIG_SPL_FRAMEWORK
96#define CONFIG_SPL_SIZE (140 << 10)
97#define CONFIG_SPL_TEXT_BASE 0x40000030
98#define CONFIG_SPL_MAX_SIZE (CONFIG_SPL_SIZE - 0x0030)
99
100#define CONFIG_SPL_BSS_START_ADDR (0x40000000 + CONFIG_SPL_SIZE)
101#define CONFIG_SPL_BSS_MAX_SIZE (16 << 10)
102
Stefan Roese83097cf2015-11-25 07:37:00 +0100103#ifdef CONFIG_SPL_BUILD
104#define CONFIG_SYS_MALLOC_SIMPLE
105#endif
Stefan Roese5caab192015-03-25 13:35:15 +0100106
107#define CONFIG_SPL_STACK (0x40000000 + ((192 - 16) << 10))
108#define CONFIG_SPL_BOOTROM_SAVE (CONFIG_SPL_STACK + 4)
109
Stefan Roese6f7d6672015-07-20 11:20:40 +0200110#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SPI_NOR_FLASH
Stefan Roese5caab192015-03-25 13:35:15 +0100111/* SPL related SPI defines */
Stefan Roese5caab192015-03-25 13:35:15 +0100112#define CONFIG_SPL_SPI_LOAD
Stefan Roese49e7d772015-11-20 13:51:57 +0100113#define CONFIG_SYS_SPI_U_BOOT_OFFS 0x24000
Stefan Roese6f7d6672015-07-20 11:20:40 +0200114#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_SPI_U_BOOT_OFFS
115#endif
116
117#if CONFIG_SPL_BOOT_DEVICE == SPL_BOOT_SDIO_MMC_CARD
118/* SPL related MMC defines */
Stefan Roese6f7d6672015-07-20 11:20:40 +0200119#define CONFIG_SYS_MMC_U_BOOT_OFFS (160 << 10)
120#define CONFIG_SYS_U_BOOT_OFFS CONFIG_SYS_MMC_U_BOOT_OFFS
Stefan Roese6f7d6672015-07-20 11:20:40 +0200121#ifdef CONFIG_SPL_BUILD
122#define CONFIG_FIXED_SDHCI_ALIGNED_BUFFER 0x00180000 /* in SDRAM */
123#endif
124#endif
Stefan Roese5caab192015-03-25 13:35:15 +0100125
Stefan Roese073efd72015-04-25 06:29:56 +0200126/*
127 * mv-common.h should be defined after CMD configs since it used them
128 * to enable certain macros
129 */
130#include "mv-common.h"
131
132#endif /* _CONFIG_DB_88F6820_GP_H */