blob: 0b07876e780cbdde9e4b86522cd14a696c2a9ded [file] [log] [blame]
Kumar Gala3ab0b2d2008-08-12 11:13:08 -05001/*
Kumar Galaa9db4ec2011-01-11 00:52:35 -06002 * Copyright 2007-2008,2010-2011 Freescale Semiconductor, Inc.
Kumar Gala3ab0b2d2008-08-12 11:13:08 -05003 *
Wolfgang Denkd79de1d2013-07-08 09:37:19 +02004 * SPDX-License-Identifier: GPL-2.0+
Kumar Gala3ab0b2d2008-08-12 11:13:08 -05005 */
6
7/*
8 * mpc8572ds board configuration file
9 *
10 */
11#ifndef __CONFIG_H
12#define __CONFIG_H
13
York Sun4bd582d2014-04-30 14:43:49 -070014#define CONFIG_SYS_GENERIC_BOARD
15#define CONFIG_DISPLAY_BOARDINFO
16
Kumar Galaf6f382b2010-05-21 04:05:14 -050017#include "../board/freescale/common/ics307_clk.h"
18
Wolfgang Denkdc25d152010-10-04 19:58:00 +020019#ifdef CONFIG_36BIT
Kumar Gala0d899ab2009-09-10 16:23:45 -050020#define CONFIG_PHYS_64BIT
21#endif
22
Kumar Gala90a535b2010-11-12 08:22:01 -060023#ifndef CONFIG_SYS_TEXT_BASE
York Sun6f231f32014-04-25 12:06:17 -070024#define CONFIG_SYS_TEXT_BASE 0xeff40000
Kumar Gala90a535b2010-11-12 08:22:01 -060025#endif
26
Kumar Galae727a362011-01-12 02:48:53 -060027#ifndef CONFIG_RESET_VECTOR_ADDRESS
28#define CONFIG_RESET_VECTOR_ADDRESS 0xeffffffc
29#endif
30
Kumar Gala90a535b2010-11-12 08:22:01 -060031#ifndef CONFIG_SYS_MONITOR_BASE
32#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE /* start of monitor */
33#endif
34
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050035/* High Level Configuration Options */
36#define CONFIG_BOOKE 1 /* BOOKE */
37#define CONFIG_E500 1 /* BOOKE e500 family */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050038#define CONFIG_MPC8572 1
39#define CONFIG_MPC8572DS 1
40#define CONFIG_MP 1 /* support multiple processors */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050041
Kumar Gala1a5ba5f2009-01-23 14:22:13 -060042#define CONFIG_FSL_ELBC 1 /* Has Enhanced localbus controller */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050043#define CONFIG_PCI 1 /* Enable PCI/PCIE */
44#define CONFIG_PCIE1 1 /* PCIE controler 1 (slot 1) */
45#define CONFIG_PCIE2 1 /* PCIE controler 2 (slot 2) */
46#define CONFIG_PCIE3 1 /* PCIE controler 3 (ULI bridge) */
47#define CONFIG_FSL_PCI_INIT 1 /* Use common FSL init code */
Gabor Juhosb4458732013-05-30 07:06:12 +000048#define CONFIG_PCI_INDIRECT_BRIDGE 1 /* indirect PCI bridge support */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050049#define CONFIG_FSL_PCIE_RESET 1 /* need PCIe reset errata */
Kumar Gala7738d5c2008-10-21 11:33:58 -050050#define CONFIG_SYS_PCI_64BIT 1 /* enable 64-bit PCI resources */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050051
52#define CONFIG_FSL_LAW 1 /* Use common FSL init code */
53
54#define CONFIG_TSEC_ENET /* tsec ethernet support */
55#define CONFIG_ENV_OVERWRITE
56
Kumar Galaf6f382b2010-05-21 04:05:14 -050057#define CONFIG_SYS_CLK_FREQ get_board_sys_clk() /* sysclk for MPC85xx */
58#define CONFIG_DDR_CLK_FREQ get_board_ddr_clk() /* ddrclk for MPC85xx */
Haiying Wangbcf35e52008-10-03 12:37:41 -040059#define CONFIG_ICS307_REFCLK_HZ 33333000 /* ICS307 clock chip ref freq */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050060
61/*
62 * These can be toggled for performance analysis, otherwise use default.
63 */
64#define CONFIG_L2_CACHE /* toggle L2 cache */
65#define CONFIG_BTB /* toggle branch predition */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050066
67#define CONFIG_ENABLE_36BIT_PHYS 1
68
Kumar Galae0f97412009-01-23 14:22:14 -060069#ifdef CONFIG_PHYS_64BIT
70#define CONFIG_ADDR_MAP 1
71#define CONFIG_SYS_NUM_ADDR_MAP 16 /* number of TLB1 entries */
72#endif
73
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020074#define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */
75#define CONFIG_SYS_MEMTEST_END 0x7fffffff
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050076#define CONFIG_PANIC_HANG /* do not reset board on panic */
77
78/*
Kumar Gala90a535b2010-11-12 08:22:01 -060079 * Config the L2 Cache as L2 SRAM
80 */
81#define CONFIG_SYS_INIT_L2_ADDR 0xf8f80000
82#ifdef CONFIG_PHYS_64BIT
83#define CONFIG_SYS_INIT_L2_ADDR_PHYS 0xff8f80000ull
84#else
85#define CONFIG_SYS_INIT_L2_ADDR_PHYS CONFIG_SYS_INIT_L2_ADDR
86#endif
87#define CONFIG_SYS_L2_SIZE (512 << 10)
88#define CONFIG_SYS_INIT_L2_END (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_L2_SIZE)
89
Timur Tabid8f341c2011-08-04 18:03:41 -050090#define CONFIG_SYS_CCSRBAR 0xffe00000
91#define CONFIG_SYS_CCSRBAR_PHYS_LOW CONFIG_SYS_CCSRBAR
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050092
Kumar Gala842aa5b2011-11-09 09:10:49 -060093#if defined(CONFIG_NAND_SPL)
Timur Tabid8f341c2011-08-04 18:03:41 -050094#define CONFIG_SYS_CCSR_DO_NOT_RELOCATE
Kumar Gala90a535b2010-11-12 08:22:01 -060095#endif
96
Kumar Gala3ab0b2d2008-08-12 11:13:08 -050097/* DDR Setup */
Kumar Gala6630ffb2009-02-06 09:56:35 -060098#define CONFIG_VERY_BIG_RAM
York Sunf0626592013-09-30 09:22:09 -070099#define CONFIG_SYS_FSL_DDR2
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500100#undef CONFIG_FSL_DDR_INTERACTIVE
101#define CONFIG_SPD_EEPROM /* Use SPD EEPROM for DDR setup */
102#define CONFIG_DDR_SPD
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500103
York Sun5e8435a2011-01-25 21:51:29 -0800104#define CONFIG_DDR_ECC
Dave Liud3ca1242008-10-28 17:53:38 +0800105#define CONFIG_ECC_INIT_VIA_DDRCONTROLLER
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500106#define CONFIG_MEM_INIT_VALUE 0xDeadBeef
107
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200108#define CONFIG_SYS_DDR_SDRAM_BASE 0x00000000
109#define CONFIG_SYS_SDRAM_BASE CONFIG_SYS_DDR_SDRAM_BASE
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500110
111#define CONFIG_NUM_DDR_CONTROLLERS 2
112#define CONFIG_DIMM_SLOTS_PER_CTLR 1
113#define CONFIG_CHIP_SELECTS_PER_CTRL 2
114
115/* I2C addresses of SPD EEPROMs */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200116#define CONFIG_SYS_SPD_BUS_NUM 1 /* SPD EEPROMS locate on I2C bus 1 */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500117#define SPD_EEPROM_ADDRESS1 0x51 /* CTLR 0 DIMM 0 */
118#define SPD_EEPROM_ADDRESS2 0x52 /* CTLR 1 DIMM 0 */
119
120/* These are used when DDR doesn't use SPD. */
Dave Liu6b78b162008-11-28 20:16:58 +0800121#define CONFIG_SYS_SDRAM_SIZE 512 /* DDR is 512MB */
122#define CONFIG_SYS_DDR_CS0_BNDS 0x0000001F
123#define CONFIG_SYS_DDR_CS0_CONFIG 0x80010202 /* Enable, no interleaving */
124#define CONFIG_SYS_DDR_TIMING_3 0x00020000
125#define CONFIG_SYS_DDR_TIMING_0 0x00260802
126#define CONFIG_SYS_DDR_TIMING_1 0x626b2634
127#define CONFIG_SYS_DDR_TIMING_2 0x062874cf
128#define CONFIG_SYS_DDR_MODE_1 0x00440462
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200129#define CONFIG_SYS_DDR_MODE_2 0x00000000
Dave Liu6b78b162008-11-28 20:16:58 +0800130#define CONFIG_SYS_DDR_INTERVAL 0x0c300100
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200131#define CONFIG_SYS_DDR_DATA_INIT 0xdeadbeef
Dave Liu6b78b162008-11-28 20:16:58 +0800132#define CONFIG_SYS_DDR_CLK_CTRL 0x00800000
133#define CONFIG_SYS_DDR_OCD_CTRL 0x00000000
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200134#define CONFIG_SYS_DDR_OCD_STATUS 0x00000000
Dave Liu6b78b162008-11-28 20:16:58 +0800135#define CONFIG_SYS_DDR_CONTROL 0xc3000008 /* Type = DDR2 */
136#define CONFIG_SYS_DDR_CONTROL2 0x24400000
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500137
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200138#define CONFIG_SYS_DDR_ERR_INT_EN 0x0000000d
139#define CONFIG_SYS_DDR_ERR_DIS 0x00000000
140#define CONFIG_SYS_DDR_SBE 0x00010000
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500141
142/*
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500143 * Make sure required options are set
144 */
145#ifndef CONFIG_SPD_EEPROM
146#error ("CONFIG_SPD_EEPROM is required")
147#endif
148
149#undef CONFIG_CLOCKS_IN_MHZ
150
151/*
152 * Memory map
153 *
154 * 0x0000_0000 0x7fff_ffff DDR 2G Cacheable
155 * 0x8000_0000 0xbfff_ffff PCI Express Mem 1G non-cacheable
156 * 0xc000_0000 0xdfff_ffff PCI 512M non-cacheable
157 * 0xe100_0000 0xe3ff_ffff PCI IO range 4M non-cacheable
158 *
159 * Localbus cacheable (TBD)
160 * 0xXXXX_XXXX 0xXXXX_XXXX SRAM YZ M Cacheable
161 *
162 * Localbus non-cacheable
163 * 0xe000_0000 0xe80f_ffff Promjet/free 128M non-cacheable
164 * 0xe800_0000 0xefff_ffff FLASH 128M non-cacheable
Wolfgang Denk82f15f32008-11-02 16:14:22 +0100165 * 0xffa0_0000 0xffaf_ffff NAND 1M non-cacheable
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500166 * 0xffdf_0000 0xffdf_7fff PIXIS 32K non-cacheable TLB0
167 * 0xffd0_0000 0xffd0_3fff L1 for stack 16K Cacheable TLB0
168 * 0xffe0_0000 0xffef_ffff CCSR 1M non-cacheable
169 */
170
171/*
172 * Local Bus Definitions
173 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200174#define CONFIG_SYS_FLASH_BASE 0xe0000000 /* start of FLASH 128M */
Kumar Galae0f97412009-01-23 14:22:14 -0600175#ifdef CONFIG_PHYS_64BIT
176#define CONFIG_SYS_FLASH_BASE_PHYS 0xfe0000000ull
177#else
Kumar Gala4be8b572008-12-02 14:19:34 -0600178#define CONFIG_SYS_FLASH_BASE_PHYS CONFIG_SYS_FLASH_BASE
Kumar Galae0f97412009-01-23 14:22:14 -0600179#endif
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500180
Kumar Gala90a535b2010-11-12 08:22:01 -0600181
182#define CONFIG_FLASH_BR_PRELIM \
Timur Tabib56570c2012-07-06 07:39:26 +0000183 (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000) | BR_PS_16 | BR_V)
Kumar Gala90a535b2010-11-12 08:22:01 -0600184#define CONFIG_FLASH_OR_PRELIM 0xf8000ff7
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500185
Kumar Gala4be8b572008-12-02 14:19:34 -0600186#define CONFIG_SYS_BR1_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_FLASH_BASE_PHYS) | BR_PS_16 | BR_V)
187#define CONFIG_SYS_OR1_PRELIM 0xf8000ff7
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500188
Kumar Galae0f97412009-01-23 14:22:14 -0600189#define CONFIG_SYS_FLASH_BANKS_LIST {CONFIG_SYS_FLASH_BASE_PHYS + 0x8000000, CONFIG_SYS_FLASH_BASE_PHYS}
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200190#define CONFIG_SYS_FLASH_QUIET_TEST
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500191#define CONFIG_FLASH_SHOW_PROGRESS 45 /* count down from 45/5: 9..1 */
192
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200193#define CONFIG_SYS_MAX_FLASH_BANKS 2 /* number of banks */
194#define CONFIG_SYS_MAX_FLASH_SECT 1024 /* sectors per device */
195#undef CONFIG_SYS_FLASH_CHECKSUM
196#define CONFIG_SYS_FLASH_ERASE_TOUT 60000 /* Flash Erase Timeout (ms) */
197#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (ms) */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500198
Kumar Gala90a535b2010-11-12 08:22:01 -0600199#undef CONFIG_SYS_RAMBOOT
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500200
201#define CONFIG_FLASH_CFI_DRIVER
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200202#define CONFIG_SYS_FLASH_CFI
203#define CONFIG_SYS_FLASH_EMPTY_INFO
204#define CONFIG_SYS_FLASH_AMD_CHECK_DQ7
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500205
206#define CONFIG_BOARD_EARLY_INIT_R /* call board_early_init_r function */
207
Kumar Gala362b9982010-11-19 08:53:25 -0600208#define CONFIG_HWCONFIG /* enable hwconfig */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500209#define CONFIG_FSL_PIXIS 1 /* use common PIXIS code */
210#define PIXIS_BASE 0xffdf0000 /* PIXIS registers */
Kumar Galae0f97412009-01-23 14:22:14 -0600211#ifdef CONFIG_PHYS_64BIT
212#define PIXIS_BASE_PHYS 0xfffdf0000ull
213#else
Kumar Gala0f492b42008-12-02 14:19:33 -0600214#define PIXIS_BASE_PHYS PIXIS_BASE
Kumar Galae0f97412009-01-23 14:22:14 -0600215#endif
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500216
Kumar Gala0f492b42008-12-02 14:19:33 -0600217#define CONFIG_SYS_BR3_PRELIM (BR_PHYS_ADDR(PIXIS_BASE_PHYS) | BR_PS_8 | BR_V)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200218#define CONFIG_SYS_OR3_PRELIM 0xffffeff7 /* 32KB but only 4k mapped */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500219
220#define PIXIS_ID 0x0 /* Board ID at offset 0 */
221#define PIXIS_VER 0x1 /* Board version at offset 1 */
222#define PIXIS_PVER 0x2 /* PIXIS FPGA version at offset 2 */
223#define PIXIS_CSR 0x3 /* PIXIS General control/status register */
224#define PIXIS_RST 0x4 /* PIXIS Reset Control register */
225#define PIXIS_PWR 0x5 /* PIXIS Power status register */
226#define PIXIS_AUX 0x6 /* Auxiliary 1 register */
227#define PIXIS_SPD 0x7 /* Register for SYSCLK speed */
228#define PIXIS_AUX2 0x8 /* Auxiliary 2 register */
229#define PIXIS_VCTL 0x10 /* VELA Control Register */
230#define PIXIS_VSTAT 0x11 /* VELA Status Register */
231#define PIXIS_VCFGEN0 0x12 /* VELA Config Enable 0 */
232#define PIXIS_VCFGEN1 0x13 /* VELA Config Enable 1 */
233#define PIXIS_VCORE0 0x14 /* VELA VCORE0 Register */
234#define PIXIS_VBOOT 0x16 /* VELA VBOOT Register */
Kumar Galae21db032009-07-14 22:42:01 -0500235#define PIXIS_VBOOT_LBMAP 0xc0 /* VBOOT - CFG_LBMAP */
236#define PIXIS_VBOOT_LBMAP_NOR0 0x00 /* cfg_lbmap - boot from NOR 0 */
237#define PIXIS_VBOOT_LBMAP_PJET 0x01 /* cfg_lbmap - boot from projet */
238#define PIXIS_VBOOT_LBMAP_NAND 0x02 /* cfg_lbmap - boot from NAND */
239#define PIXIS_VBOOT_LBMAP_NOR1 0x03 /* cfg_lbmap - boot from NOR 1 */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500240#define PIXIS_VSPEED0 0x17 /* VELA VSpeed 0 */
241#define PIXIS_VSPEED1 0x18 /* VELA VSpeed 1 */
242#define PIXIS_VSPEED2 0x19 /* VELA VSpeed 2 */
243#define PIXIS_VSYSCLK0 0x1C /* VELA SYSCLK0 Register */
244#define PIXIS_VSYSCLK1 0x1D /* VELA SYSCLK1 Register */
245#define PIXIS_VSYSCLK2 0x1E /* VELA SYSCLK2 Register */
246#define PIXIS_VDDRCLK0 0x1F /* VELA DDRCLK0 Register */
247#define PIXIS_VDDRCLK1 0x20 /* VELA DDRCLK1 Register */
248#define PIXIS_VDDRCLK2 0x21 /* VELA DDRCLK2 Register */
249#define PIXIS_VWATCH 0x24 /* Watchdog Register */
250#define PIXIS_LED 0x25 /* LED Register */
251
Kumar Gala90a535b2010-11-12 08:22:01 -0600252#define PIXIS_SPD_SYSCLK_MASK 0x7 /* SYSCLK option */
253
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500254/* old pixis referenced names */
255#define PIXIS_VCLKH 0x19 /* VELA VCLKH register */
256#define PIXIS_VCLKL 0x1A /* VELA VCLKL register */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200257#define CONFIG_SYS_PIXIS_VBOOT_MASK 0xc0
Liu Yuc49bce42008-10-10 11:40:59 +0800258#define PIXIS_VSPEED2_TSEC1SER 0x8
259#define PIXIS_VSPEED2_TSEC2SER 0x4
260#define PIXIS_VSPEED2_TSEC3SER 0x2
261#define PIXIS_VSPEED2_TSEC4SER 0x1
262#define PIXIS_VCFGEN1_TSEC1SER 0x20
263#define PIXIS_VCFGEN1_TSEC2SER 0x20
264#define PIXIS_VCFGEN1_TSEC3SER 0x20
265#define PIXIS_VCFGEN1_TSEC4SER 0x20
266#define PIXIS_VSPEED2_MASK (PIXIS_VSPEED2_TSEC1SER \
267 | PIXIS_VSPEED2_TSEC2SER \
268 | PIXIS_VSPEED2_TSEC3SER \
269 | PIXIS_VSPEED2_TSEC4SER)
270#define PIXIS_VCFGEN1_MASK (PIXIS_VCFGEN1_TSEC1SER \
271 | PIXIS_VCFGEN1_TSEC2SER \
272 | PIXIS_VCFGEN1_TSEC3SER \
273 | PIXIS_VCFGEN1_TSEC4SER)
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500274
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200275#define CONFIG_SYS_INIT_RAM_LOCK 1
276#define CONFIG_SYS_INIT_RAM_ADDR 0xffd00000 /* Initial L1 address */
Wolfgang Denk1c2e98e2010-10-26 13:32:32 +0200277#define CONFIG_SYS_INIT_RAM_SIZE 0x00004000 /* Size of used area in RAM */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500278
Wolfgang Denk0191e472010-10-26 14:34:52 +0200279#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200280#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500281
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200282#define CONFIG_SYS_MONITOR_LEN (256 * 1024) /* Reserve 256 kB for Mon */
283#define CONFIG_SYS_MALLOC_LEN (1024 * 1024) /* Reserved for malloc */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500284
Kumar Gala90a535b2010-11-12 08:22:01 -0600285#ifndef CONFIG_NAND_SPL
Haiying Wang9fce13f2008-10-29 13:32:59 -0400286#define CONFIG_SYS_NAND_BASE 0xffa00000
Kumar Galae0f97412009-01-23 14:22:14 -0600287#ifdef CONFIG_PHYS_64BIT
288#define CONFIG_SYS_NAND_BASE_PHYS 0xfffa00000ull
289#else
Haiying Wang9fce13f2008-10-29 13:32:59 -0400290#define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
Kumar Galae0f97412009-01-23 14:22:14 -0600291#endif
Kumar Gala90a535b2010-11-12 08:22:01 -0600292#else
293#define CONFIG_SYS_NAND_BASE 0xfff00000
294#ifdef CONFIG_PHYS_64BIT
295#define CONFIG_SYS_NAND_BASE_PHYS 0xffff00000ull
296#else
297#define CONFIG_SYS_NAND_BASE_PHYS CONFIG_SYS_NAND_BASE
298#endif
299#endif
300
Haiying Wang9fce13f2008-10-29 13:32:59 -0400301#define CONFIG_SYS_NAND_BASE_LIST { CONFIG_SYS_NAND_BASE,\
302 CONFIG_SYS_NAND_BASE + 0x40000, \
303 CONFIG_SYS_NAND_BASE + 0x80000,\
304 CONFIG_SYS_NAND_BASE + 0xC0000}
305#define CONFIG_SYS_MAX_NAND_DEVICE 4
Haiying Wang9fce13f2008-10-29 13:32:59 -0400306#define CONFIG_MTD_NAND_VERIFY_WRITE
Wolfgang Denk82f15f32008-11-02 16:14:22 +0100307#define CONFIG_CMD_NAND 1
308#define CONFIG_NAND_FSL_ELBC 1
Haiying Wang9fce13f2008-10-29 13:32:59 -0400309#define CONFIG_SYS_NAND_BLOCK_SIZE (128 * 1024)
Prabhakar Kushwaha4d2ba172013-10-04 13:47:58 +0530310#define CONFIG_SYS_NAND_MAX_OOBFREE 5
311#define CONFIG_SYS_NAND_MAX_ECCPOS 56
Haiying Wang9fce13f2008-10-29 13:32:59 -0400312
Kumar Gala90a535b2010-11-12 08:22:01 -0600313/* NAND boot: 4K NAND loader config */
314#define CONFIG_SYS_NAND_SPL_SIZE 0x1000
315#define CONFIG_SYS_NAND_U_BOOT_SIZE ((512 << 10) - 0x2000)
316#define CONFIG_SYS_NAND_U_BOOT_DST (CONFIG_SYS_INIT_L2_ADDR)
317#define CONFIG_SYS_NAND_U_BOOT_START \
318 (CONFIG_SYS_INIT_L2_ADDR + CONFIG_SYS_NAND_SPL_SIZE)
319#define CONFIG_SYS_NAND_U_BOOT_OFFS (0)
320#define CONFIG_SYS_NAND_U_BOOT_RELOC (CONFIG_SYS_INIT_L2_END - 0x2000)
321#define CONFIG_SYS_NAND_U_BOOT_RELOC_SP ((CONFIG_SYS_INIT_L2_END - 1) & ~0xF)
322
323
Haiying Wang9fce13f2008-10-29 13:32:59 -0400324/* NAND flash config */
Matthew McClintock48aab142011-04-05 14:39:33 -0500325#define CONFIG_SYS_NAND_BR_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS) \
Wolfgang Denk82f15f32008-11-02 16:14:22 +0100326 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
327 | BR_PS_8 /* Port Size = 8 bit */ \
328 | BR_MS_FCM /* MSEL = FCM */ \
329 | BR_V) /* valid */
Matthew McClintock48aab142011-04-05 14:39:33 -0500330#define CONFIG_SYS_NAND_OR_PRELIM (0xFFFC0000 /* length 256K */ \
Wolfgang Denk82f15f32008-11-02 16:14:22 +0100331 | OR_FCM_PGS /* Large Page*/ \
332 | OR_FCM_CSCT \
333 | OR_FCM_CST \
334 | OR_FCM_CHT \
335 | OR_FCM_SCY_1 \
336 | OR_FCM_TRLX \
337 | OR_FCM_EHTR)
Haiying Wang9fce13f2008-10-29 13:32:59 -0400338
Kumar Gala90a535b2010-11-12 08:22:01 -0600339#define CONFIG_SYS_BR0_PRELIM CONFIG_FLASH_BR_PRELIM /* NOR Base Address */
340#define CONFIG_SYS_OR0_PRELIM CONFIG_FLASH_OR_PRELIM /* NOR Options */
Matthew McClintock48aab142011-04-05 14:39:33 -0500341#define CONFIG_SYS_BR2_PRELIM CONFIG_SYS_NAND_BR_PRELIM /* NAND Base Address */
342#define CONFIG_SYS_OR2_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
Timur Tabib56570c2012-07-06 07:39:26 +0000343#define CONFIG_SYS_BR4_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x40000) \
Wolfgang Denk82f15f32008-11-02 16:14:22 +0100344 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
345 | BR_PS_8 /* Port Size = 8 bit */ \
346 | BR_MS_FCM /* MSEL = FCM */ \
347 | BR_V) /* valid */
Matthew McClintock48aab142011-04-05 14:39:33 -0500348#define CONFIG_SYS_OR4_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
Timur Tabib56570c2012-07-06 07:39:26 +0000349#define CONFIG_SYS_BR5_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0x80000)\
Wolfgang Denk82f15f32008-11-02 16:14:22 +0100350 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
351 | BR_PS_8 /* Port Size = 8 bit */ \
352 | BR_MS_FCM /* MSEL = FCM */ \
353 | BR_V) /* valid */
Matthew McClintock48aab142011-04-05 14:39:33 -0500354#define CONFIG_SYS_OR5_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
Haiying Wang9fce13f2008-10-29 13:32:59 -0400355
Timur Tabib56570c2012-07-06 07:39:26 +0000356#define CONFIG_SYS_BR6_PRELIM (BR_PHYS_ADDR(CONFIG_SYS_NAND_BASE_PHYS + 0xc0000)\
Wolfgang Denk82f15f32008-11-02 16:14:22 +0100357 | (2<<BR_DECC_SHIFT) /* Use HW ECC */ \
358 | BR_PS_8 /* Port Size = 8 bit */ \
359 | BR_MS_FCM /* MSEL = FCM */ \
360 | BR_V) /* valid */
Matthew McClintock48aab142011-04-05 14:39:33 -0500361#define CONFIG_SYS_OR6_PRELIM CONFIG_SYS_NAND_OR_PRELIM /* NAND Options */
Haiying Wang9fce13f2008-10-29 13:32:59 -0400362
363
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500364/* Serial Port - controlled on board with jumper J8
365 * open - index 2
366 * shorted - index 1
367 */
368#define CONFIG_CONS_INDEX 1
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200369#define CONFIG_SYS_NS16550
370#define CONFIG_SYS_NS16550_SERIAL
371#define CONFIG_SYS_NS16550_REG_SIZE 1
372#define CONFIG_SYS_NS16550_CLK get_bus_freq(0)
Kumar Gala90a535b2010-11-12 08:22:01 -0600373#ifdef CONFIG_NAND_SPL
374#define CONFIG_NS16550_MIN_FUNCTIONS
375#endif
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500376
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200377#define CONFIG_SYS_BAUDRATE_TABLE \
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500378 {300, 600, 1200, 2400, 4800, 9600, 19200, 38400,115200}
379
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200380#define CONFIG_SYS_NS16550_COM1 (CONFIG_SYS_CCSRBAR+0x4500)
381#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_CCSRBAR+0x4600)
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500382
383/* Use the HUSH parser */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200384#define CONFIG_SYS_HUSH_PARSER
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500385
386/*
387 * Pass open firmware flat tree
388 */
389#define CONFIG_OF_LIBFDT 1
390#define CONFIG_OF_BOARD_SETUP 1
391#define CONFIG_OF_STDOUT_VIA_ALIAS 1
392
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500393/* new uImage format support */
394#define CONFIG_FIT 1
395#define CONFIG_FIT_VERBOSE 1 /* enable fit_format_{error,warning}() */
396
397/* I2C */
Heiko Schocherf2850742012-10-24 13:48:22 +0200398#define CONFIG_SYS_I2C
399#define CONFIG_SYS_I2C_FSL
400#define CONFIG_SYS_FSL_I2C_SPEED 400000
401#define CONFIG_SYS_FSL_I2C_SLAVE 0x7F
402#define CONFIG_SYS_FSL_I2C_OFFSET 0x3000
403#define CONFIG_SYS_FSL_I2C2_SPEED 400000
404#define CONFIG_SYS_FSL_I2C2_SLAVE 0x7F
405#define CONFIG_SYS_FSL_I2C2_OFFSET 0x3100
406#define CONFIG_SYS_I2C_NOPROBES { {0, 0x29} }
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200407#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500408
409/*
Haiying Wang374130f2008-10-03 11:47:30 -0400410 * I2C2 EEPROM
411 */
412#define CONFIG_ID_EEPROM
413#ifdef CONFIG_ID_EEPROM
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200414#define CONFIG_SYS_I2C_EEPROM_NXID
Haiying Wang374130f2008-10-03 11:47:30 -0400415#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200416#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57
417#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1
418#define CONFIG_SYS_EEPROM_BUS_NUM 1
Haiying Wang374130f2008-10-03 11:47:30 -0400419
420/*
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500421 * General PCI
422 * Memory space is mapped 1-1, but I/O space must start from 0.
423 */
424
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500425/* controller 3, direct to uli, tgtid 3, Base address 8000 */
Kumar Galad165dc52010-12-17 06:53:52 -0600426#define CONFIG_SYS_PCIE3_NAME "ULI"
Kumar Galaef43b6e2008-12-02 16:08:39 -0600427#define CONFIG_SYS_PCIE3_MEM_VIRT 0x80000000
Kumar Galae0f97412009-01-23 14:22:14 -0600428#ifdef CONFIG_PHYS_64BIT
Kumar Galae1cb3db2009-06-18 08:39:42 -0500429#define CONFIG_SYS_PCIE3_MEM_BUS 0xe0000000
Kumar Galae0f97412009-01-23 14:22:14 -0600430#define CONFIG_SYS_PCIE3_MEM_PHYS 0xc00000000ull
431#else
Kumar Gala2275d0e2009-02-09 22:03:05 -0600432#define CONFIG_SYS_PCIE3_MEM_BUS 0x80000000
Kumar Galaef43b6e2008-12-02 16:08:39 -0600433#define CONFIG_SYS_PCIE3_MEM_PHYS 0x80000000
Kumar Galae0f97412009-01-23 14:22:14 -0600434#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200435#define CONFIG_SYS_PCIE3_MEM_SIZE 0x20000000 /* 512M */
Kumar Gala60ff4642008-12-02 16:08:40 -0600436#define CONFIG_SYS_PCIE3_IO_VIRT 0xffc00000
Kumar Gala64bb6d12008-12-02 16:08:37 -0600437#define CONFIG_SYS_PCIE3_IO_BUS 0x00000000
Kumar Galae0f97412009-01-23 14:22:14 -0600438#ifdef CONFIG_PHYS_64BIT
439#define CONFIG_SYS_PCIE3_IO_PHYS 0xfffc00000ull
440#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200441#define CONFIG_SYS_PCIE3_IO_PHYS 0xffc00000
Kumar Galae0f97412009-01-23 14:22:14 -0600442#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200443#define CONFIG_SYS_PCIE3_IO_SIZE 0x00010000 /* 64k */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500444
445/* controller 2, Slot 2, tgtid 2, Base address 9000 */
Kumar Galad165dc52010-12-17 06:53:52 -0600446#define CONFIG_SYS_PCIE2_NAME "Slot 1"
Kumar Galaef43b6e2008-12-02 16:08:39 -0600447#define CONFIG_SYS_PCIE2_MEM_VIRT 0xa0000000
Kumar Galae0f97412009-01-23 14:22:14 -0600448#ifdef CONFIG_PHYS_64BIT
Kumar Galae1cb3db2009-06-18 08:39:42 -0500449#define CONFIG_SYS_PCIE2_MEM_BUS 0xe0000000
Kumar Galae0f97412009-01-23 14:22:14 -0600450#define CONFIG_SYS_PCIE2_MEM_PHYS 0xc20000000ull
451#else
Kumar Gala2275d0e2009-02-09 22:03:05 -0600452#define CONFIG_SYS_PCIE2_MEM_BUS 0xa0000000
Kumar Galaef43b6e2008-12-02 16:08:39 -0600453#define CONFIG_SYS_PCIE2_MEM_PHYS 0xa0000000
Kumar Galae0f97412009-01-23 14:22:14 -0600454#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200455#define CONFIG_SYS_PCIE2_MEM_SIZE 0x20000000 /* 512M */
Kumar Gala60ff4642008-12-02 16:08:40 -0600456#define CONFIG_SYS_PCIE2_IO_VIRT 0xffc10000
Kumar Gala64bb6d12008-12-02 16:08:37 -0600457#define CONFIG_SYS_PCIE2_IO_BUS 0x00000000
Kumar Galae0f97412009-01-23 14:22:14 -0600458#ifdef CONFIG_PHYS_64BIT
459#define CONFIG_SYS_PCIE2_IO_PHYS 0xfffc10000ull
460#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200461#define CONFIG_SYS_PCIE2_IO_PHYS 0xffc10000
Kumar Galae0f97412009-01-23 14:22:14 -0600462#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200463#define CONFIG_SYS_PCIE2_IO_SIZE 0x00010000 /* 64k */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500464
465/* controller 1, Slot 1, tgtid 1, Base address a000 */
Kumar Galad165dc52010-12-17 06:53:52 -0600466#define CONFIG_SYS_PCIE1_NAME "Slot 2"
Kumar Galaef43b6e2008-12-02 16:08:39 -0600467#define CONFIG_SYS_PCIE1_MEM_VIRT 0xc0000000
Kumar Galae0f97412009-01-23 14:22:14 -0600468#ifdef CONFIG_PHYS_64BIT
Kumar Galae1cb3db2009-06-18 08:39:42 -0500469#define CONFIG_SYS_PCIE1_MEM_BUS 0xe0000000
Kumar Galae0f97412009-01-23 14:22:14 -0600470#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc40000000ull
471#else
Kumar Gala2275d0e2009-02-09 22:03:05 -0600472#define CONFIG_SYS_PCIE1_MEM_BUS 0xc0000000
Kumar Galaef43b6e2008-12-02 16:08:39 -0600473#define CONFIG_SYS_PCIE1_MEM_PHYS 0xc0000000
Kumar Galae0f97412009-01-23 14:22:14 -0600474#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200475#define CONFIG_SYS_PCIE1_MEM_SIZE 0x20000000 /* 512M */
Kumar Gala60ff4642008-12-02 16:08:40 -0600476#define CONFIG_SYS_PCIE1_IO_VIRT 0xffc20000
Kumar Gala64bb6d12008-12-02 16:08:37 -0600477#define CONFIG_SYS_PCIE1_IO_BUS 0x00000000
Kumar Galae0f97412009-01-23 14:22:14 -0600478#ifdef CONFIG_PHYS_64BIT
479#define CONFIG_SYS_PCIE1_IO_PHYS 0xfffc20000ull
480#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200481#define CONFIG_SYS_PCIE1_IO_PHYS 0xffc20000
Kumar Galae0f97412009-01-23 14:22:14 -0600482#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200483#define CONFIG_SYS_PCIE1_IO_SIZE 0x00010000 /* 64k */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500484
485#if defined(CONFIG_PCI)
486
487/*PCIE video card used*/
Kumar Gala60ff4642008-12-02 16:08:40 -0600488#define VIDEO_IO_OFFSET CONFIG_SYS_PCIE1_IO_VIRT
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500489
490/* video */
491#define CONFIG_VIDEO
492
493#if defined(CONFIG_VIDEO)
494#define CONFIG_BIOSEMU
495#define CONFIG_CFB_CONSOLE
496#define CONFIG_VIDEO_SW_CURSOR
497#define CONFIG_VGA_AS_SINGLE_DEVICE
498#define CONFIG_ATI_RADEON_FB
499#define CONFIG_VIDEO_LOGO
500/*#define CONFIG_CONSOLE_CURSOR*/
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200501#define CONFIG_SYS_ISA_IO_BASE_ADDRESS VIDEO_IO_OFFSET
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500502#endif
503
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500504#define CONFIG_PCI_PNP /* do pci plug-and-play */
505
506#undef CONFIG_EEPRO100
507#undef CONFIG_TULIP
508#undef CONFIG_RTL8139
Kumar Galacfc113e2010-11-09 23:19:50 -0600509#define CONFIG_E1000 /* Define e1000 pci Ethernet card */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500510
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500511#ifndef CONFIG_PCI_PNP
Kumar Gala64bb6d12008-12-02 16:08:37 -0600512 #define PCI_ENET0_IOADDR CONFIG_SYS_PCIE3_IO_BUS
513 #define PCI_ENET0_MEMADDR CONFIG_SYS_PCIE3_IO_BUS
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500514 #define PCI_IDSEL_NUMBER 0x11 /* IDSEL = AD11 */
515#endif
516
517#define CONFIG_PCI_SCAN_SHOW /* show pci devices on startup */
518#define CONFIG_DOS_PARTITION
519#define CONFIG_SCSI_AHCI
520
521#ifdef CONFIG_SCSI_AHCI
Rob Herring83f66482013-08-24 10:10:54 -0500522#define CONFIG_LIBATA
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500523#define CONFIG_SATA_ULI5288
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200524#define CONFIG_SYS_SCSI_MAX_SCSI_ID 4
525#define CONFIG_SYS_SCSI_MAX_LUN 1
526#define CONFIG_SYS_SCSI_MAX_DEVICE (CONFIG_SYS_SCSI_MAX_SCSI_ID * CONFIG_SYS_SCSI_MAX_LUN)
527#define CONFIG_SYS_SCSI_MAXDEVICE CONFIG_SYS_SCSI_MAX_DEVICE
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500528#endif /* SCSI */
529
530#endif /* CONFIG_PCI */
531
532
533#if defined(CONFIG_TSEC_ENET)
534
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500535#define CONFIG_MII 1 /* MII PHY management */
536#define CONFIG_MII_DEFAULT_TSEC 1 /* Allow unregistered phys */
537#define CONFIG_TSEC1 1
538#define CONFIG_TSEC1_NAME "eTSEC1"
539#define CONFIG_TSEC2 1
540#define CONFIG_TSEC2_NAME "eTSEC2"
541#define CONFIG_TSEC3 1
542#define CONFIG_TSEC3_NAME "eTSEC3"
543#define CONFIG_TSEC4 1
544#define CONFIG_TSEC4_NAME "eTSEC4"
545
Liu Yuc49bce42008-10-10 11:40:59 +0800546#define CONFIG_PIXIS_SGMII_CMD
547#define CONFIG_FSL_SGMII_RISER 1
548#define SGMII_RISER_PHY_OFFSET 0x1c
549
550#ifdef CONFIG_FSL_SGMII_RISER
551#define CONFIG_SYS_TBIPA_VALUE 0x10 /* avoid conflict with eTSEC4 paddr */
552#endif
553
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500554#define TSEC1_PHY_ADDR 0
555#define TSEC2_PHY_ADDR 1
556#define TSEC3_PHY_ADDR 2
557#define TSEC4_PHY_ADDR 3
558
559#define TSEC1_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
560#define TSEC2_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
561#define TSEC3_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
562#define TSEC4_FLAGS (TSEC_GIGABIT | TSEC_REDUCED)
563
564#define TSEC1_PHYIDX 0
565#define TSEC2_PHYIDX 0
566#define TSEC3_PHYIDX 0
567#define TSEC4_PHYIDX 0
568
569#define CONFIG_ETHPRIME "eTSEC1"
570
571#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
572#endif /* CONFIG_TSEC_ENET */
573
574/*
575 * Environment
576 */
Kumar Gala90a535b2010-11-12 08:22:01 -0600577
578#if defined(CONFIG_SYS_RAMBOOT)
Kumar Gala90a535b2010-11-12 08:22:01 -0600579
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500580#else
Kumar Gala90a535b2010-11-12 08:22:01 -0600581 #define CONFIG_ENV_IS_IN_FLASH 1
582 #if CONFIG_SYS_MONITOR_BASE > 0xfff80000
583 #define CONFIG_ENV_ADDR 0xfff80000
584 #else
585 #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_BASE - CONFIG_ENV_SECT_SIZE)
586 #endif
587 #define CONFIG_ENV_SIZE 0x2000
588 #define CONFIG_ENV_SECT_SIZE 0x20000 /* 128K (one sector) */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500589#endif
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500590
591#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200592#define CONFIG_SYS_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500593
594/*
595 * Command line configuration.
596 */
597#include <config_cmd_default.h>
598
York Sun6cad41c2011-01-26 00:14:57 -0600599#define CONFIG_CMD_ERRATA
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500600#define CONFIG_CMD_IRQ
601#define CONFIG_CMD_PING
602#define CONFIG_CMD_I2C
603#define CONFIG_CMD_MII
604#define CONFIG_CMD_ELF
Kumar Gala489675d2008-09-22 23:40:42 -0500605#define CONFIG_CMD_SETEXPR
Becky Bruceee888da2010-06-17 11:37:25 -0500606#define CONFIG_CMD_REGINFO
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500607
608#if defined(CONFIG_PCI)
609#define CONFIG_CMD_PCI
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500610#define CONFIG_CMD_NET
611#define CONFIG_CMD_SCSI
612#define CONFIG_CMD_EXT2
613#endif
614
Zhao Chenhui36f15a82011-03-04 16:31:41 +0800615/*
616 * USB
617 */
618#define CONFIG_USB_EHCI
619
620#ifdef CONFIG_USB_EHCI
621#define CONFIG_CMD_USB
622#define CONFIG_USB_EHCI_PCI
623#define CONFIG_EHCI_HCD_INIT_AFTER_RESET
624#define CONFIG_USB_STORAGE
625#define CONFIG_PCI_EHCI_DEVICE 0
626#define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 2
627#endif
628
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500629#undef CONFIG_WATCHDOG /* watchdog disabled */
630
631/*
632 * Miscellaneous configurable options
633 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200634#define CONFIG_SYS_LONGHELP /* undef to save memory */
Kim Phillipsf7758c12010-07-14 19:47:18 -0500635#define CONFIG_CMDLINE_EDITING /* Command-line editing */
636#define CONFIG_AUTO_COMPLETE /* add autocompletion support */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200637#define CONFIG_SYS_LOAD_ADDR 0x2000000 /* default load address */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500638#if defined(CONFIG_CMD_KGDB)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200639#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500640#else
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200641#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500642#endif
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +0200643#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
644#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
645#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500646
647/*
648 * For booting Linux, the board info and command line data
Kumar Gala39ffcc12011-04-28 10:13:41 -0500649 * have to be in the first 64 MB of memory, since this is
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500650 * the maximum mapped by the Linux kernel during initialization.
651 */
Kumar Gala39ffcc12011-04-28 10:13:41 -0500652#define CONFIG_SYS_BOOTMAPSZ (64 << 20) /* Initial Memory map for Linux*/
653#define CONFIG_SYS_BOOTM_LEN (64 << 20) /* Increase max gunzip size */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500654
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500655#if defined(CONFIG_CMD_KGDB)
656#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500657#endif
658
659/*
660 * Environment Configuration
661 */
662
663/* The mac addresses for all ethernet interface */
664#if defined(CONFIG_TSEC_ENET)
665#define CONFIG_HAS_ETH0
666#define CONFIG_ETHADDR 00:E0:0C:02:00:FD
667#define CONFIG_HAS_ETH1
668#define CONFIG_ETH1ADDR 00:E0:0C:02:01:FD
669#define CONFIG_HAS_ETH2
670#define CONFIG_ETH2ADDR 00:E0:0C:02:02:FD
671#define CONFIG_HAS_ETH3
672#define CONFIG_ETH3ADDR 00:E0:0C:02:03:FD
673#endif
674
675#define CONFIG_IPADDR 192.168.1.254
676
677#define CONFIG_HOSTNAME unknown
Joe Hershberger257ff782011-10-13 13:03:47 +0000678#define CONFIG_ROOTPATH "/opt/nfsroot"
Joe Hershbergere4da2482011-10-13 13:03:48 +0000679#define CONFIG_BOOTFILE "uImage"
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500680#define CONFIG_UBOOTPATH u-boot.bin /* U-Boot image on TFTP server */
681
682#define CONFIG_SERVERIP 192.168.1.1
683#define CONFIG_GATEWAYIP 192.168.1.1
684#define CONFIG_NETMASK 255.255.255.0
685
686/* default location for tftp and bootm */
687#define CONFIG_LOADADDR 1000000
688
689#define CONFIG_BOOTDELAY 10 /* -1 disables auto-boot */
690#undef CONFIG_BOOTARGS /* the boot command will set bootargs */
691
692#define CONFIG_BAUDRATE 115200
693
694#define CONFIG_EXTRA_ENV_SETTINGS \
Hongtao Jia39bb2f22012-12-20 19:36:12 +0000695"hwconfig=fsl_ddr:ctlr_intlv=bank,bank_intlv=cs0_cs1,ecc=off\0" \
Marek Vasut0b3176c2012-09-23 17:41:24 +0200696"netdev=eth0\0" \
697"uboot=" __stringify(CONFIG_UBOOTPATH) "\0" \
698"tftpflash=tftpboot $loadaddr $uboot; " \
699 "protect off " __stringify(CONFIG_SYS_TEXT_BASE) \
700 " +$filesize; " \
701 "erase " __stringify(CONFIG_SYS_TEXT_BASE) \
702 " +$filesize; " \
703 "cp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
704 " $filesize; " \
705 "protect on " __stringify(CONFIG_SYS_TEXT_BASE) \
706 " +$filesize; " \
707 "cmp.b $loadaddr " __stringify(CONFIG_SYS_TEXT_BASE) \
708 " $filesize\0" \
709"consoledev=ttyS0\0" \
710"ramdiskaddr=2000000\0" \
711"ramdiskfile=8572ds/ramdisk.uboot\0" \
712"fdtaddr=c00000\0" \
713"fdtfile=8572ds/mpc8572ds.dtb\0" \
714"bdev=sda3\0"
Kumar Gala3ab0b2d2008-08-12 11:13:08 -0500715
716#define CONFIG_HDBOOT \
717 "setenv bootargs root=/dev/$bdev rw " \
718 "console=$consoledev,$baudrate $othbootargs;" \
719 "tftp $loadaddr $bootfile;" \
720 "tftp $fdtaddr $fdtfile;" \
721 "bootm $loadaddr - $fdtaddr"
722
723#define CONFIG_NFSBOOTCOMMAND \
724 "setenv bootargs root=/dev/nfs rw " \
725 "nfsroot=$serverip:$rootpath " \
726 "ip=$ipaddr:$serverip:$gatewayip:$netmask:$hostname:$netdev:off " \
727 "console=$consoledev,$baudrate $othbootargs;" \
728 "tftp $loadaddr $bootfile;" \
729 "tftp $fdtaddr $fdtfile;" \
730 "bootm $loadaddr - $fdtaddr"
731
732#define CONFIG_RAMBOOTCOMMAND \
733 "setenv bootargs root=/dev/ram rw " \
734 "console=$consoledev,$baudrate $othbootargs;" \
735 "tftp $ramdiskaddr $ramdiskfile;" \
736 "tftp $loadaddr $bootfile;" \
737 "tftp $fdtaddr $fdtfile;" \
738 "bootm $loadaddr $ramdiskaddr $fdtaddr"
739
740#define CONFIG_BOOTCOMMAND CONFIG_HDBOOT
741
742#endif /* __CONFIG_H */