blob: e8cbb99e81a6616411c9a65a2ff166753db46c6d [file] [log] [blame]
Tom Rini6bb92fc2024-05-20 09:54:58 -06001// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (c) 2023 Dario Binacchi <dario.binacchi@amarulasolutions.com>
4 */
5
6#include "stm32f746.dtsi"
7
8/ {
9 soc {
Tom Rini762f85b2024-07-20 11:15:10 -060010 can3: can@40003400 {
11 compatible = "st,stm32f4-bxcan";
12 reg = <0x40003400 0x200>;
13 interrupts = <104>, <105>, <106>, <107>;
14 interrupt-names = "tx", "rx0", "rx1", "sce";
15 resets = <&rcc STM32F7_APB1_RESET(CAN3)>;
16 clocks = <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>;
17 st,gcan = <&gcan3>;
18 status = "disabled";
19 };
20
21 gcan3: gcan@40003600 {
22 compatible = "st,stm32f4-gcan", "syscon";
23 reg = <0x40003600 0x200>;
24 clocks = <&rcc 0 STM32F7_APB1_CLOCK(CAN3)>;
25 };
26
Tom Rini6bb92fc2024-05-20 09:54:58 -060027 dsi: dsi@40016c00 {
28 compatible = "st,stm32-dsi";
29 reg = <0x40016c00 0x800>;
30 clocks = <&rcc 1 CLK_F769_DSI>, <&clk_hse>;
31 clock-names = "pclk", "ref";
32 resets = <&rcc STM32F7_APB2_RESET(DSI)>;
33 reset-names = "apb";
34 status = "disabled";
35 };
36 };
37};