Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c31f901b7c095a32d4809608d6598ecd8fee50e4 / . / dts / upstream / src / arm / nxp / imx / imx6ul-kontron-bl-common.dtsi
blob: d8f7877349c98fdeb8c211a719c303b978e57cd0 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) 2017 exceet electronics GmbH
4 * Copyright (C) 2018 Kontron Electronics GmbH
5 * Copyright (c) 2019 Krzysztof Kozlowski <krzk@kernel.org>
6 */
7
8#include <dt-bindings/gpio/gpio.h>
9
10/ {
11 gpio-leds {
12 compatible = "gpio-leds";
13 pinctrl-names = "default";
14 pinctrl-0 = <&pinctrl_gpio_leds>;
15
16 led1 {
17 label = "debug-led1";
18 gpios = <&gpio1 30 GPIO_ACTIVE_LOW>;
19 default-state = "off";
20 linux,default-trigger = "heartbeat";
21 };
22
23 led2 {
24 label = "debug-led2";
25 gpios = <&gpio5 3 GPIO_ACTIVE_LOW>;
26 default-state = "off";
27 };
28
29 led3 {
30 label = "debug-led3";
31 gpios = <&gpio5 2 GPIO_ACTIVE_LOW>;
32 default-state = "off";
33 };
34 };
35
36 pwm-beeper {
37 compatible = "pwm-beeper";
Tom Rini762f85b2024-07-20 11:15:10 -0600[diff] [blame]38 pwms = <&pwm8 0 5000 0>;
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]39 };
40
41 reg_3v3: regulator-3v3 {
42 compatible = "regulator-fixed";
43 regulator-name = "3v3";
44 regulator-min-microvolt = <3300000>;
45 regulator-max-microvolt = <3300000>;
46 };
47
48 reg_5v: regulator-5v {
49 compatible = "regulator-fixed";
50 regulator-name = "5v";
51 regulator-min-microvolt = <5000000>;
52 regulator-max-microvolt = <5000000>;
53 };
54
55 reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
56 compatible = "regulator-fixed";
57 regulator-name = "usb_otg1_vbus";
58 regulator-min-microvolt = <5000000>;
59 regulator-max-microvolt = <5000000>;
60 gpio = <&gpio1 4 GPIO_ACTIVE_HIGH>;
61 enable-active-high;
62 };
63
64 reg_vref_adc: regulator-vref-adc {
65 compatible = "regulator-fixed";
66 regulator-name = "vref-adc";
67 regulator-min-microvolt = <3300000>;
68 regulator-max-microvolt = <3300000>;
69 };
70};
71
72&adc1 {
73 pinctrl-names = "default";
74 pinctrl-0 = <&pinctrl_adc1>;
75 vref-supply = <&reg_vref_adc>;
76 status = "okay";
77};
78
79&can2 {
80 pinctrl-names = "default";
81 pinctrl-0 = <&pinctrl_flexcan2>;
82 status = "okay";
83};
84
85&ecspi1 {
86 cs-gpios = <&gpio4 26 GPIO_ACTIVE_LOW>;
87 pinctrl-names = "default";
88 pinctrl-0 = <&pinctrl_ecspi1>;
89 status = "okay";
90
91 eeprom@0 {
92 compatible = "anvo,anv32e61w", "atmel,at25";
93 reg = <0>;
94 spi-max-frequency = <20000000>;
95 spi-cpha;
96 spi-cpol;
97 pagesize = <1>;
98 size = <8192>;
99 address-width = <16>;
100 };
101};
102
103&fec1 {
104 pinctrl-0 = <&pinctrl_enet1>;
105 /delete-node/ mdio;
106};
107
108&fec2 {
109 pinctrl-names = "default";
110 pinctrl-0 = <&pinctrl_enet2 &pinctrl_enet2_mdio>;
111 phy-mode = "rmii";
112 phy-handle = <&ethphy2>;
113 status = "okay";
114
115 mdio {
116 #address-cells = <1>;
117 #size-cells = <0>;
118
119 ethphy1: ethernet-phy@1 {
120 reg = <1>;
121 micrel,led-mode = <0>;
122 clocks = <&clks IMX6UL_CLK_ENET_REF>;
123 clock-names = "rmii-ref";
124 };
125
126 ethphy2: ethernet-phy@2 {
127 reg = <2>;
128 micrel,led-mode = <0>;
129 clocks = <&clks IMX6UL_CLK_ENET2_REF>;
130 clock-names = "rmii-ref";
131 };
132 };
133};
134
135&i2c1 {
136 clock-frequency = <100000>;
137 pinctrl-names = "default";
138 pinctrl-0 = <&pinctrl_i2c1>;
139 status = "okay";
140};
141
142&i2c4 {
143 clock-frequency = <100000>;
144 pinctrl-names = "default";
145 pinctrl-0 = <&pinctrl_i2c4>;
146 status = "okay";
147
148 rtc@32 {
149 compatible = "epson,rx8900";
150 reg = <0x32>;
151 };
152};
153
154&pwm8 {
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]155 pinctrl-names = "default";
156 pinctrl-0 = <&pinctrl_pwm8>;
157 status = "okay";
158};
159
160&uart1 {
161 pinctrl-names = "default";
162 pinctrl-0 = <&pinctrl_uart1>;
163 status = "okay";
164};
165
166&uart2 {
167 pinctrl-names = "default";
168 pinctrl-0 = <&pinctrl_uart2>;
169 linux,rs485-enabled-at-boot-time;
170 rs485-rx-during-tx;
171 rs485-rts-active-low;
172 uart-has-rtscts;
173 status = "okay";
174};
175
176&uart3 {
177 pinctrl-names = "default";
178 pinctrl-0 = <&pinctrl_uart3>;
179 uart-has-rtscts;
180 status = "okay";
181};
182
183&uart4 {
184 pinctrl-names = "default";
185 pinctrl-0 = <&pinctrl_uart4>;
186 status = "okay";
187};
188
189&usbotg1 {
190 pinctrl-names = "default";
191 pinctrl-0 = <&pinctrl_usbotg1>;
192 dr_mode = "otg";
193 srp-disable;
194 hnp-disable;
195 adp-disable;
196 over-current-active-low;
197 vbus-supply = <&reg_usb_otg1_vbus>;
198 status = "okay";
199};
200
201&usbotg2 {
202 dr_mode = "host";
203 disable-over-current;
204 vbus-supply = <&reg_5v>;
205 status = "okay";
206};
207
208&usdhc1 {
209 pinctrl-names = "default";
210 pinctrl-0 = <&pinctrl_usdhc1>;
211 cd-gpios = <&gpio1 19 GPIO_ACTIVE_LOW>;
212 keep-power-in-suspend;
213 wakeup-source;
214 vmmc-supply = <&reg_3v3>;
215 voltage-ranges = <3300 3300>;
216 no-1-8-v;
217 status = "okay";
218};
219
220&usdhc2 {
221 pinctrl-names = "default", "state_100mhz", "state_200mhz";
222 pinctrl-0 = <&pinctrl_usdhc2>;
223 pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
224 pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
225 non-removable;
226 keep-power-in-suspend;
227 wakeup-source;
228 vmmc-supply = <&reg_3v3>;
229 voltage-ranges = <3300 3300>;
230 no-1-8-v;
231 status = "okay";
232};
233
234&iomuxc {
235 pinctrl-0 = <&pinctrl_reset_out &pinctrl_gpio>;
236
237 pinctrl_adc1: adc1grp {
238 fsl,pins = <
239 MX6UL_PAD_GPIO1_IO02__GPIO1_IO02 0xb0
240 MX6UL_PAD_GPIO1_IO03__GPIO1_IO03 0xb0
241 MX6UL_PAD_GPIO1_IO08__GPIO1_IO08 0xb0
242 >;
243 };
244
245 pinctrl_ecspi1: ecspi1grp {
246 fsl,pins = <
247 MX6UL_PAD_CSI_DATA07__ECSPI1_MISO 0x100b1
248 MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI 0x100b1
249 MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK 0x100b1
250 MX6UL_PAD_CSI_DATA05__GPIO4_IO26 0x100b1 /* ECSPI1-CS1 */
251 >;
252 };
253
254 pinctrl_enet2: enet2grp {
255 fsl,pins = <
256 MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN 0x1b0b0
257 MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER 0x1b0b0
258 MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00 0x1b0b0
259 MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01 0x1b0b0
260 MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN 0x1b0b0
261 MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00 0x1b0b0
262 MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01 0x1b0b0
263 MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2 0x4001b009
264 >;
265 };
266
267 pinctrl_enet2_mdio: enet2mdiogrp {
268 fsl,pins = <
269 MX6UL_PAD_GPIO1_IO07__ENET2_MDC 0x1b0b0
270 MX6UL_PAD_GPIO1_IO06__ENET2_MDIO 0x1b0b0
271 >;
272 };
273
274 pinctrl_flexcan2: flexcan2grp {
275 fsl,pins = <
276 MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX 0x1b020
277 MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX 0x1b020
278 >;
279 };
280
281 pinctrl_gpio: gpiogrp {
282 fsl,pins = <
283 MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 0x1b0b0 /* DOUT1 */
284 MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x1b0b0 /* DIN1 */
285 MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x1b0b0 /* DOUT2 */
286 MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x1b0b0 /* DIN2 */
287 >;
288 };
289
290 pinctrl_gpio_leds: gpioledsgrp {
291 fsl,pins = <
292 MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30 0x1b0b0 /* LED H14 */
293 MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03 0x1b0b0 /* LED H15 */
294 MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x1b0b0 /* LED H16 */
295 >;
296 };
297
298 pinctrl_i2c1: i2c1grp {
299 fsl,pins = <
300 MX6UL_PAD_CSI_PIXCLK__I2C1_SCL 0x4001b8b0
301 MX6UL_PAD_CSI_MCLK__I2C1_SDA 0x4001b8b0
302 >;
303 };
304
305 pinctrl_i2c4: i2c4grp {
306 fsl,pins = <
307 MX6UL_PAD_UART2_TX_DATA__I2C4_SCL 0x4001f8b0
308 MX6UL_PAD_UART2_RX_DATA__I2C4_SDA 0x4001f8b0
309 >;
310 };
311
312 pinctrl_pwm8: pwm8grp {
313 fsl,pins = <
314 MX6UL_PAD_CSI_HSYNC__PWM8_OUT 0x110b0
315 >;
316 };
317
318 pinctrl_uart1: uart1grp {
319 fsl,pins = <
320 MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX 0x1b0b1
321 MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX 0x1b0b1
322 >;
323 };
324
325 pinctrl_uart2: uart2grp {
326 fsl,pins = <
327 MX6UL_PAD_NAND_DATA04__UART2_DCE_TX 0x1b0b1
328 MX6UL_PAD_NAND_DATA05__UART2_DCE_RX 0x1b0b1
329 MX6UL_PAD_NAND_DATA06__UART2_DCE_CTS 0x1b0b1
330 /*
331 * mux unused RTS to make sure it doesn't cause
332 * any interrupts when it is undefined
333 */
334 MX6UL_PAD_NAND_DATA07__UART2_DCE_RTS 0x1b0b1
335 >;
336 };
337
338 pinctrl_uart3: uart3grp {
339 fsl,pins = <
340 MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX 0x1b0b1
341 MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX 0x1b0b1
342 MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS 0x1b0b1
343 MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS 0x1b0b1
344 >;
345 };
346
347 pinctrl_uart4: uart4grp {
348 fsl,pins = <
349 MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX 0x1b0b1
350 MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX 0x1b0b1
351 >;
352 };
353
354 pinctrl_usbotg1: usbotg1 {
355 fsl,pins = <
356 MX6UL_PAD_GPIO1_IO04__GPIO1_IO04 0x1b0b0
357 >;
358 };
359
360 pinctrl_usdhc1: usdhc1grp {
361 fsl,pins = <
362 MX6UL_PAD_SD1_CMD__USDHC1_CMD 0x17059
363 MX6UL_PAD_SD1_CLK__USDHC1_CLK 0x10059
364 MX6UL_PAD_SD1_DATA0__USDHC1_DATA0 0x17059
365 MX6UL_PAD_SD1_DATA1__USDHC1_DATA1 0x17059
366 MX6UL_PAD_SD1_DATA2__USDHC1_DATA2 0x17059
367 MX6UL_PAD_SD1_DATA3__USDHC1_DATA3 0x17059
368 MX6UL_PAD_UART1_RTS_B__GPIO1_IO19 0x100b1 /* SD1_CD */
369 >;
370 };
371
372 pinctrl_usdhc2: usdhc2grp {
373 fsl,pins = <
374 MX6UL_PAD_NAND_RE_B__USDHC2_CLK 0x10059
375 MX6UL_PAD_NAND_WE_B__USDHC2_CMD 0x17059
376 MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x17059
377 MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x17059
378 MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x17059
379 MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x17059
380 >;
381 };
382
383 pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
384 fsl,pins = <
385 MX6UL_PAD_NAND_RE_B__USDHC2_CLK 0x100b9
386 MX6UL_PAD_NAND_WE_B__USDHC2_CMD 0x170b9
387 MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170b9
388 MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170b9
389 MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170b9
390 MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170b9
391 >;
392 };
393
394 pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
395 fsl,pins = <
396 MX6UL_PAD_NAND_RE_B__USDHC2_CLK 0x100f9
397 MX6UL_PAD_NAND_WE_B__USDHC2_CMD 0x170f9
398 MX6UL_PAD_NAND_DATA00__USDHC2_DATA0 0x170f9
399 MX6UL_PAD_NAND_DATA01__USDHC2_DATA1 0x170f9
400 MX6UL_PAD_NAND_DATA02__USDHC2_DATA2 0x170f9
401 MX6UL_PAD_NAND_DATA03__USDHC2_DATA3 0x170f9
402 >;
403 };
404};