Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c2ed2e3f81e0a3873d33eb857dc51c01a33476ca / . / dts / upstream / src / arm64 / ti / k3-am62p5-sk.dts
blob: 6e72346591113d8677f0a6e462bd53f05eca604c [file] [log] [blame]
Tom Rini6bb92fc2024-05-20 09:54:58 -0600[diff] [blame]1// SPDX-License-Identifier: GPL-2.0-only OR MIT
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]2/*
3 * Device Tree file for the AM62P5-SK
Tom Rini6bb92fc2024-05-20 09:54:58 -0600[diff] [blame]4 * Copyright (C) 2023-2024 Texas Instruments Incorporated - https://www.ti.com/
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]5 *
6 * Schematics: https://www.ti.com/lit/zip/sprr487
7 */
8
9/dts-v1/;
10
11#include <dt-bindings/leds/common.h>
12#include <dt-bindings/gpio/gpio.h>
13#include <dt-bindings/net/ti-dp83867.h>
14#include "k3-am62p5.dtsi"
15
16/ {
17 compatible = "ti,am62p5-sk", "ti,am62p5";
18 model = "Texas Instruments AM62P5 SK";
19
20 aliases {
21 serial0 = &wkup_uart0;
22 serial2 = &main_uart0;
23 serial3 = &main_uart1;
24 mmc0 = &sdhci0;
25 mmc1 = &sdhci1;
26 mmc2 = &sdhci2;
27 spi0 = &ospi0;
28 ethernet0 = &cpsw_port1;
29 ethernet1 = &cpsw_port2;
Tom Rini762f85b2024-07-20 11:15:10 -0600[diff] [blame]30 usb0 = &usb0;
31 usb1 = &usb1;
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]32 };
33
34 chosen {
35 stdout-path = &main_uart0;
36 };
37
38 memory@80000000 {
39 /* 8G RAM */
40 reg = <0x00000000 0x80000000 0x00000000 0x80000000>,
41 <0x00000008 0x80000000 0x00000001 0x80000000>;
42 device_type = "memory";
43 bootph-pre-ram;
44 };
45
46 reserved-memory {
47 #address-cells = <2>;
48 #size-cells = <2>;
49 ranges;
50
51 secure_tfa_ddr: tfa@9e780000 {
52 reg = <0x00 0x9e780000 0x00 0x80000>;
53 no-map;
54 };
55
56 secure_ddr: optee@9e800000 {
57 reg = <0x00 0x9e800000 0x00 0x01800000>; /* for OP-TEE */
58 no-map;
59 };
60
61 wkup_r5fss0_core0_memory_region: r5f-dma-memory@9c900000 {
62 compatible = "shared-dma-pool";
63 reg = <0x00 0x9c900000 0x00 0x01e00000>;
64 no-map;
65 };
66 };
67
68 vmain_pd: regulator-0 {
69 /* TPS65988 PD CONTROLLER OUTPUT */
70 compatible = "regulator-fixed";
71 regulator-name = "vmain_pd";
72 regulator-min-microvolt = <5000000>;
73 regulator-max-microvolt = <5000000>;
74 regulator-always-on;
75 regulator-boot-on;
76 bootph-all;
77 };
78
79 vcc_5v0: regulator-1 {
80 /* Output of TPS630702RNMR */
81 compatible = "regulator-fixed";
82 regulator-name = "vcc_5v0";
83 regulator-min-microvolt = <5000000>;
84 regulator-max-microvolt = <5000000>;
85 vin-supply = <&vmain_pd>;
86 regulator-always-on;
87 regulator-boot-on;
88 bootph-all;
89 };
90
91 vdd_mmc1: regulator-2 {
92 /* TPS22918DBVR */
93 compatible = "regulator-fixed";
94 regulator-name = "vdd_mmc1";
95 regulator-min-microvolt = <3300000>;
96 regulator-max-microvolt = <3300000>;
97 regulator-boot-on;
98 enable-active-high;
99 gpio = <&exp1 3 GPIO_ACTIVE_HIGH>;
100 bootph-all;
101 };
102
103 vddshv_sdio: regulator-3 {
104 compatible = "regulator-gpio";
105 regulator-name = "vddshv_sdio";
106 pinctrl-names = "default";
107 pinctrl-0 = <&vddshv_sdio_pins_default>;
108 regulator-min-microvolt = <1800000>;
109 regulator-max-microvolt = <3300000>;
110 regulator-boot-on;
111 gpios = <&main_gpio0 31 GPIO_ACTIVE_HIGH>;
112 states = <1800000 0x0>,
113 <3300000 0x1>;
114 bootph-all;
115 };
116
117 leds {
118 compatible = "gpio-leds";
119 pinctrl-names = "default";
120 pinctrl-0 = <&usr_led_pins_default>;
121
122 led-0 {
123 label = "am62-sk:green:heartbeat";
124 gpios = <&main_gpio1 49 GPIO_ACTIVE_HIGH>;
125 linux,default-trigger = "heartbeat";
126 function = LED_FUNCTION_HEARTBEAT;
127 default-state = "off";
128 };
129 };
130
131 tlv320_mclk: clk-0 {
132 #clock-cells = <0>;
133 compatible = "fixed-clock";
134 clock-frequency = <12288000>;
135 };
136
137 codec_audio: sound {
138 compatible = "simple-audio-card";
139 simple-audio-card,name = "AM62x-SKEVM";
140 simple-audio-card,widgets =
141 "Headphone", "Headphone Jack",
142 "Line", "Line In",
143 "Microphone", "Microphone Jack";
144 simple-audio-card,routing =
145 "Headphone Jack", "HPLOUT",
146 "Headphone Jack", "HPROUT",
147 "LINE1L", "Line In",
148 "LINE1R", "Line In",
149 "MIC3R", "Microphone Jack",
150 "Microphone Jack", "Mic Bias";
151 simple-audio-card,format = "dsp_b";
152 simple-audio-card,bitclock-master = <&sound_master>;
153 simple-audio-card,frame-master = <&sound_master>;
154 simple-audio-card,bitclock-inversion;
155
156 simple-audio-card,cpu {
157 sound-dai = <&mcasp1>;
158 };
159
160 sound_master: simple-audio-card,codec {
161 sound-dai = <&tlv320aic3106>;
162 clocks = <&tlv320_mclk>;
163 };
164 };
165};
166
167&main_gpio0 {
168 bootph-all;
169};
170
171&main_gpio1 {
172 bootph-all;
173};
174
175&main_pmx0 {
176 bootph-all;
177
178 main_i2c0_pins_default: main-i2c0-default-pins {
179 pinctrl-single,pins = <
180 AM62PX_IOPAD(0x01e0, PIN_INPUT_PULLUP, 0) /* (B25) I2C0_SCL */
181 AM62PX_IOPAD(0x01e4, PIN_INPUT_PULLUP, 0) /* (A24) I2C0_SDA */
182 >;
183 };
184
185 main_i2c1_pins_default: main-i2c1-default-pins {
186 pinctrl-single,pins = <
187 AM62PX_IOPAD(0x01e8, PIN_INPUT_PULLUP, 0) /* (C24) I2C1_SCL */
188 AM62PX_IOPAD(0x01ec, PIN_INPUT_PULLUP, 0) /* (B24) I2C1_SDA */
189 >;
190 bootph-all;
191 };
192
193 main_i2c2_pins_default: main-i2c2-default-pins {
194 pinctrl-single,pins = <
195 AM62PX_IOPAD(0x00b0, PIN_INPUT_PULLUP, 1) /* (T22) GPMC0_CSn2.I2C2_SCL */
196 AM62PX_IOPAD(0x00b4, PIN_INPUT_PULLUP, 1) /* (U25) GPMC0_CSn3.I2C2_SDA */
197 >;
198 };
199
200 main_gpio1_ioexp_intr_pins_default: main-gpio1-ioexp-intr-default-pins {
201 pinctrl-single,pins = <
202 AM62PX_IOPAD(0x01d4, PIN_INPUT, 7) /* (C22) UART0_RTSn.GPIO1_23 */
203 >;
204 };
205
206 main_mcasp1_pins_default: main-mcasp1-default-pins {
207 pinctrl-single,pins = <
208 AM62PX_IOPAD(0x0090, PIN_INPUT, 2) /* (U24) GPMC0_BE0n_CLE.MCASP1_ACLKX */
209 AM62PX_IOPAD(0x0098, PIN_INPUT, 2) /* (AA24) GPMC0_WAIT0.MCASP1_AFSX */
210 AM62PX_IOPAD(0x008c, PIN_INPUT, 2) /* (T25) GPMC0_WEn.MCASP1_AXR0 */
211 AM62PX_IOPAD(0x0084, PIN_INPUT, 2) /* (R25) GPMC0_ADVn_ALE.MCASP1_AXR2 */
212 >;
213 };
214
215 main_mdio1_pins_default: main-mdio1-default-pins {
216 pinctrl-single,pins = <
217 AM62PX_IOPAD(0x0160, PIN_OUTPUT, 0) /* (F17) MDIO0_MDC */
218 AM62PX_IOPAD(0x015c, PIN_INPUT, 0) /* (F16) MDIO0_MDIO */
219 >;
220 };
221
222 main_mmc1_pins_default: main-mmc1-default-pins {
223 pinctrl-single,pins = <
224 AM62PX_IOPAD(0x023c, PIN_INPUT, 0) /* (H20) MMC1_CMD */
225 AM62PX_IOPAD(0x0234, PIN_OUTPUT, 0) /* (J24) MMC1_CLK */
226 AM62PX_IOPAD(0x0230, PIN_INPUT, 0) /* (H21) MMC1_DAT0 */
227 AM62PX_IOPAD(0x022c, PIN_INPUT_PULLUP, 0) /* (H23) MMC1_DAT1 */
228 AM62PX_IOPAD(0x0228, PIN_INPUT_PULLUP, 0) /* (H22) MMC1_DAT2 */
229 AM62PX_IOPAD(0x0224, PIN_INPUT_PULLUP, 0) /* (H25) MMC1_DAT3 */
230 AM62PX_IOPAD(0x0240, PIN_INPUT, 0) /* (D23) MMC1_SDCD */
231 >;
232 bootph-all;
233 };
234
235 main_mmc2_pins_default: main-mmc2-default-pins {
236 pinctrl-single,pins = <
237 AM62PX_IOPAD(0x0120, PIN_INPUT, 0) /* (K24) MMC2_CMD */
238 AM62PX_IOPAD(0x0118, PIN_OUTPUT, 0) /* (K21) MMC2_CLK */
239 AM62PX_IOPAD(0x011C, PIN_INPUT, 0) /* () MMC2_CLKLB */
240 AM62PX_IOPAD(0x0114, PIN_INPUT, 0) /* (K23) MMC2_DAT0 */
241 AM62PX_IOPAD(0x0110, PIN_INPUT_PULLUP, 0) /* (K22) MMC2_DAT1 */
242 AM62PX_IOPAD(0x010c, PIN_INPUT_PULLUP, 0) /* (L20) MMC2_DAT2 */
243 AM62PX_IOPAD(0x0108, PIN_INPUT_PULLUP, 0) /* (L21) MMC2_DAT3 */
244 >;
245 bootph-all;
246 };
247
248 main_rgmii1_pins_default: main-rgmii1-default-pins {
249 pinctrl-single,pins = <
250 AM62PX_IOPAD(0x014c, PIN_INPUT, 0) /* (B15) RGMII1_RD0 */
251 AM62PX_IOPAD(0x0150, PIN_INPUT, 0) /* (B16) RGMII1_RD1 */
252 AM62PX_IOPAD(0x0154, PIN_INPUT, 0) /* (A14) RGMII1_RD2 */
253 AM62PX_IOPAD(0x0158, PIN_INPUT, 0) /* (B14) RGMII1_RD3 */
254 AM62PX_IOPAD(0x0148, PIN_INPUT, 0) /* (A16) RGMII1_RXC */
255 AM62PX_IOPAD(0x0144, PIN_INPUT, 0) /* (A15) RGMII1_RX_CTL */
256 AM62PX_IOPAD(0x0134, PIN_INPUT, 0) /* (A18) RGMII1_TD0 */
257 AM62PX_IOPAD(0x0138, PIN_INPUT, 0) /* (C17) RGMII1_TD1 */
258 AM62PX_IOPAD(0x013c, PIN_INPUT, 0) /* (A17) RGMII1_TD2 */
259 AM62PX_IOPAD(0x0140, PIN_INPUT, 0) /* (C16) RGMII1_TD3 */
260 AM62PX_IOPAD(0x0130, PIN_INPUT, 0) /* (B17) RGMII1_TXC */
261 AM62PX_IOPAD(0x012c, PIN_INPUT, 0) /* (B18) RGMII1_TX_CTL */
262 >;
263 bootph-all;
264 };
265
266 main_rgmii2_pins_default: main-rgmii2-default-pins {
267 pinctrl-single,pins = <
268 AM62PX_IOPAD(0x0184, PIN_INPUT, 0) /* (E19) RGMII2_RD0 */
269 AM62PX_IOPAD(0x0188, PIN_INPUT, 0) /* (E16) RGMII2_RD1 */
270 AM62PX_IOPAD(0x018c, PIN_INPUT, 0) /* (E17) RGMII2_RD2 */
271 AM62PX_IOPAD(0x0190, PIN_INPUT, 0) /* (C19) RGMII2_RD3 */
272 AM62PX_IOPAD(0x0180, PIN_INPUT, 0) /* (D19) RGMII2_RXC */
273 AM62PX_IOPAD(0x017c, PIN_INPUT, 0) /* (F19) RGMII2_RX_CTL */
274 AM62PX_IOPAD(0x016c, PIN_INPUT, 0) /* (B19) RGMII2_TD0 */
275 AM62PX_IOPAD(0x0170, PIN_INPUT, 0) /* (A21) RGMII2_TD1 */
276 AM62PX_IOPAD(0x0174, PIN_INPUT, 0) /* (D17) RGMII2_TD2 */
277 AM62PX_IOPAD(0x0178, PIN_INPUT, 0) /* (A19) RGMII2_TD3 */
278 AM62PX_IOPAD(0x0168, PIN_INPUT, 0) /* (D16) RGMII2_TXC */
279 AM62PX_IOPAD(0x0164, PIN_INPUT, 0) /* (A20) RGMII2_TX_CTL */
280 >;
281 bootph-all;
282 };
283
284 main_uart0_pins_default: main-uart0-default-pins {
285 pinctrl-single,pins = <
286 AM62PX_IOPAD(0x1c8, PIN_INPUT, 0) /* (A22) UART0_RXD */
287 AM62PX_IOPAD(0x1cc, PIN_OUTPUT, 0) /* (B22) UART0_TXD */
288 >;
289 bootph-all;
290 };
291
292 main_uart1_pins_default: main-uart1-default-pins {
293 pinctrl-single,pins = <
294 AM62PX_IOPAD(0x0194, PIN_INPUT, 2) /* (D25) MCASP0_AXR3.UART1_CTSn */
295 AM62PX_IOPAD(0x0198, PIN_OUTPUT, 2) /* (E25) MCASP0_AXR2.UART1_RTSn */
296 AM62PX_IOPAD(0x01ac, PIN_INPUT, 2) /* (G23) MCASP0_AFSR.UART1_RXD */
297 AM62PX_IOPAD(0x01b0, PIN_OUTPUT, 2) /* (G20) MCASP0_ACLKR.UART1_TXD */
298 >;
299 bootph-all;
300 };
301
Tom Rini762f85b2024-07-20 11:15:10 -0600[diff] [blame]302 main_usb1_pins_default: main-usb1-default-pins {
303 pinctrl-single,pins = <
304 AM62PX_IOPAD(0x0258, PIN_INPUT, 0) /* (G21) USB1_DRVVBUS */
305 >;
306 };
307
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]308 main_wlirq_pins_default: main-wlirq-default-pins {
309 pinctrl-single,pins = <
310 AM62PX_IOPAD(0x0128, PIN_INPUT, 7) /* (K25) MMC2_SDWP.GPIO0_72 */
311 >;
312 };
313
314 ospi0_pins_default: ospi0-default-pins {
315 pinctrl-single,pins = <
316 AM62PX_IOPAD(0x0000, PIN_OUTPUT, 0) /* (P23) OSPI0_CLK */
317 AM62PX_IOPAD(0x002c, PIN_OUTPUT, 0) /* (M25) OSPI0_CSn0 */
318 AM62PX_IOPAD(0x000c, PIN_INPUT, 0) /* (L25) OSPI0_D0 */
319 AM62PX_IOPAD(0x0010, PIN_INPUT, 0) /* (N24) OSPI0_D1 */
320 AM62PX_IOPAD(0x0014, PIN_INPUT, 0) /* (N25) OSPI0_D2 */
321 AM62PX_IOPAD(0x0018, PIN_INPUT, 0) /* (M24) OSPI0_D3 */
322 AM62PX_IOPAD(0x001c, PIN_INPUT, 0) /* (N21) OSPI0_D4 */
323 AM62PX_IOPAD(0x0020, PIN_INPUT, 0) /* (N22) OSPI0_D5 */
324 AM62PX_IOPAD(0x0024, PIN_INPUT, 0) /* (P21) OSPI0_D6 */
325 AM62PX_IOPAD(0x0028, PIN_INPUT, 0) /* (N20) OSPI0_D7 */
326 AM62PX_IOPAD(0x0008, PIN_INPUT, 0) /* (P22) OSPI0_DQS */
327 >;
328 bootph-all;
329 };
330
331 usr_led_pins_default: usr-led-default-pins {
332 pinctrl-single,pins = <
333 AM62PX_IOPAD(0x0244, PIN_INPUT, 7) /* (D24) MMC1_SDWP.GPIO1_49 */
334 >;
335 };
336
337 vddshv_sdio_pins_default: vddshvr-sdio-default-pins {
338 pinctrl-single,pins = <
339 AM62PX_IOPAD(0x007c, PIN_INPUT, 7) /* (Y25) GPMC0_CLK.GPIO0_31 */
340 >;
341 bootph-all;
342 };
343
344 wlan_en_pins_default: wlan-en-default-pins {
345 pinctrl-single,pins = <
346 AM62PX_IOPAD(0x0124, PIN_INPUT, 7) /* (J25) MMC2_SDCD.GPIO0_71 */
347 >;
348 };
349};
350
Tom Rini762f85b2024-07-20 11:15:10 -0600[diff] [blame]351&main_i2c0 {
352 status = "okay";
353 pinctrl-names = "default";
354 pinctrl-0 = <&main_i2c0_pins_default>;
355 clock-frequency = <400000>;
356
357 typec_pd0: usb-power-controller@3f {
358 compatible = "ti,tps6598x";
359 reg = <0x3f>;
360
361 connector {
362 compatible = "usb-c-connector";
363 label = "USB-C";
364 self-powered;
365 data-role = "dual";
366 power-role = "sink";
367 ports {
368 #address-cells = <1>;
369 #size-cells = <0>;
370 port@0 {
371 reg = <0>;
372 usb_con_hs: endpoint {
373 remote-endpoint = <&usb0_hs_ep>;
374 };
375 };
376 };
377 };
378 };
379};
380
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]381&main_i2c1 {
382 status = "okay";
383 pinctrl-names = "default";
384 pinctrl-0 = <&main_i2c1_pins_default>;
385 clock-frequency = <100000>;
386 bootph-all;
387
388 tlv320aic3106: audio-codec@1b {
389 #sound-dai-cells = <0>;
390 compatible = "ti,tlv320aic3106";
391 reg = <0x1b>;
392 ai3x-micbias-vg = <1>; /* 2.0V */
393 };
394
395 exp1: gpio@22 {
396 compatible = "ti,tca6424";
397 reg = <0x22>;
398 gpio-controller;
399 #gpio-cells = <2>;
400 gpio-line-names = "OLDI_INT#", "x8_NAND_DETECT",
401 "UART1_FET_SEL", "MMC1_SD_EN",
402 "VPP_EN", "EXP_PS_3V3_EN",
403 "UART1_FET_BUF_EN", "EXP_HAT_DETECT",
404 "DSI_GPIO0", "DSI_GPIO1",
405 "OLDI_EDID", "BT_UART_WAKE_SOC_3V3",
406 "USB_TYPEA_OC_INDICATION", "CSI_GPIO0",
407 "CSI_GPIO1", "WLAN_ALERTn",
408 "HDMI_INTn", "TEST_GPIO2",
409 "MCASP1_FET_EN", "MCASP1_BUF_BT_EN",
410 "MCASP1_FET_SEL", "DSI_EDID",
411 "PD_I2C_IRQ", "IO_EXP_TEST_LED";
412
413 interrupt-parent = <&main_gpio1>;
414 interrupts = <23 IRQ_TYPE_EDGE_FALLING>;
415 interrupt-controller;
416 #interrupt-cells = <2>;
417
418 pinctrl-names = "default";
419 pinctrl-0 = <&main_gpio1_ioexp_intr_pins_default>;
420 bootph-all;
421 };
422
423 exp2: gpio@23 {
424 compatible = "ti,tca6424";
425 reg = <0x23>;
426 gpio-controller;
427 #gpio-cells = <2>;
428 gpio-line-names = "BT_EN_SOC", "EXP_PS_5V0_EN",
429 "", "",
430 "", "",
431 "", "",
432 "WL_LT_EN", "",
433 "TP3", "TP6",
434 "TP4", "TP7",
435 "TP5", "TP8",
436 "SoC_I2C2_MCAN_SEL", "GPIO_HDMI_RSTn",
437 "GPIO_CPSW2_RST", "GPIO_CPSW1_RST",
438 "GPIO_OLDI_RSTn", "GPIO_AUD_RSTn",
439 "GPIO_eMMC_RSTn", "SoC_WLAN_SDIO_RST";
440 };
441};
442
443&main_i2c2 {
444 status = "okay";
445 pinctrl-names = "default";
446 pinctrl-0 = <&main_i2c2_pins_default>;
447 clock-frequency = <400000>;
448};
449
450&sdhci0 {
451 status = "okay";
452 ti,driver-strength-ohm = <50>;
453 disable-wp;
Tom Rini6bb92fc2024-05-20 09:54:58 -0600[diff] [blame]454 bootph-all;
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]455};
456
457&sdhci1 {
458 /* SD/MMC */
459 status = "okay";
460 vmmc-supply = <&vdd_mmc1>;
461 vqmmc-supply = <&vddshv_sdio>;
462 pinctrl-names = "default";
463 pinctrl-0 = <&main_mmc1_pins_default>;
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]464 disable-wp;
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]465 bootph-all;
466};
467
468&cpsw3g {
469 pinctrl-names = "default";
470 pinctrl-0 = <&main_rgmii1_pins_default>,
471 <&main_rgmii2_pins_default>;
Tom Rini762f85b2024-07-20 11:15:10 -0600[diff] [blame]472 status = "okay";
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]473};
474
475&cpsw_port1 {
476 phy-mode = "rgmii-rxid";
477 phy-handle = <&cpsw3g_phy0>;
Tom Rini762f85b2024-07-20 11:15:10 -0600[diff] [blame]478 status = "okay";
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]479};
480
481&cpsw_port2 {
482 phy-mode = "rgmii-rxid";
483 phy-handle = <&cpsw3g_phy1>;
Tom Rini762f85b2024-07-20 11:15:10 -0600[diff] [blame]484 status = "okay";
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]485};
486
487&cpsw3g_mdio {
Tom Rini6bb92fc2024-05-20 09:54:58 -0600[diff] [blame]488 pinctrl-names = "default";
489 pinctrl-0 = <&main_mdio1_pins_default>;
490 status = "okay";
491
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]492 cpsw3g_phy0: ethernet-phy@0 {
493 reg = <0>;
494 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
495 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
496 ti,min-output-impedance;
497 };
498
499 cpsw3g_phy1: ethernet-phy@1 {
500 reg = <1>;
501 ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
502 ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
503 ti,min-output-impedance;
504 };
505};
506
Tom Rini762f85b2024-07-20 11:15:10 -0600[diff] [blame]507&usbss0 {
508 status = "okay";
509 ti,vbus-divider;
510};
511
512&usbss1 {
513 status = "okay";
514 ti,vbus-divider;
515};
516
517&usb0 {
518 usb-role-switch;
519 #address-cells = <1>;
520 #size-cells = <0>;
521
522 port@0 {
523 reg = <0>;
524 usb0_hs_ep: endpoint {
525 remote-endpoint = <&usb_con_hs>;
526 };
527 };
528};
529
530&usb1 {
531 dr_mode = "host";
532 pinctrl-names = "default";
533 pinctrl-0 = <&main_usb1_pins_default>;
534};
535
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]536&mcasp1 {
537 status = "okay";
538 #sound-dai-cells = <0>;
539
540 pinctrl-names = "default";
541 pinctrl-0 = <&main_mcasp1_pins_default>;
542
543 op-mode = <0>; /* MCASP_IIS_MODE */
544 tdm-slots = <2>;
545
546 serial-dir = < /* 0: INACTIVE, 1: TX, 2: RX */
547 1 0 2 0
548 0 0 0 0
549 0 0 0 0
550 0 0 0 0
551 >;
552 tx-num-evt = <32>;
553 rx-num-evt = <32>;
554};
555
556&fss {
557 bootph-all;
558};
559
560&ospi0 {
561 status = "okay";
562 pinctrl-names = "default";
563 pinctrl-0 = <&ospi0_pins_default>;
564 bootph-all;
565
Tom Rini762f85b2024-07-20 11:15:10 -0600[diff] [blame]566 flash@0 {
Tom Rini53633a82024-02-29 12:33:36 -0500[diff] [blame]567 compatible = "jedec,spi-nor";
568 reg = <0x0>;
569 spi-tx-bus-width = <8>;
570 spi-rx-bus-width = <8>;
571 spi-max-frequency = <25000000>;
572 cdns,tshsl-ns = <60>;
573 cdns,tsd2d-ns = <60>;
574 cdns,tchsh-ns = <60>;
575 cdns,tslch-ns = <60>;
576 cdns,read-delay = <4>;
577 bootph-all;
578
579 partitions {
580 compatible = "fixed-partitions";
581 #address-cells = <1>;
582 #size-cells = <1>;
583 bootph-all;
584
585 partition@0 {
586 label = "ospi.tiboot3";
587 reg = <0x00 0x80000>;
588 };
589
590 partition@80000 {
591 label = "ospi.tispl";
592 reg = <0x80000 0x200000>;
593 };
594
595 partition@280000 {
596 label = "ospi.u-boot";
597 reg = <0x280000 0x400000>;
598 };
599
600 partition@680000 {
601 label = "ospi.env";
602 reg = <0x680000 0x40000>;
603 };
604
605 partition@6c0000 {
606 label = "ospi.env.backup";
607 reg = <0x6c0000 0x40000>;
608 };
609
610 partition@800000 {
611 label = "ospi.rootfs";
612 reg = <0x800000 0x37c0000>;
613 };
614
615 partition@3fc0000 {
616 label = "ospi.phypattern";
617 reg = <0x3fc0000 0x40000>;
618 bootph-all;
619 };
620 };
621 };
622};
623
624&mailbox0_cluster0 {
625 mbox_r5_0: mbox-r5-0 {
626 ti,mbox-rx = <0 0 0>;
627 ti,mbox-tx = <1 0 0>;
628 };
629};
630
631&mailbox0_cluster1 {
632 mbox_mcu_r5_0: mbox-mcu-r5-0 {
633 ti,mbox-rx = <0 0 0>;
634 ti,mbox-tx = <1 0 0>;
635 };
636};
637
638&main_uart0 {
639 pinctrl-names = "default";
640 pinctrl-0 = <&main_uart0_pins_default>;
641 status = "okay";
642 bootph-all;
643};
644
645&main_uart1 {
646 pinctrl-names = "default";
647 pinctrl-0 = <&main_uart1_pins_default>;
648 /* Main UART1 is used by TIFS firmware */
649 status = "reserved";
650 bootph-all;
651};
652
653&mcu_pmx0 {
654 bootph-all;
655
656 wkup_uart0_pins_default: wkup-uart0-default-pins {
657 pinctrl-single,pins = <
658 AM62PX_MCU_IOPAD(0x02c, PIN_INPUT, 0) /* (C7) WKUP_UART0_CTSn */
659 AM62PX_MCU_IOPAD(0x030, PIN_OUTPUT, 0) /* (C6) WKUP_UART0_RTSn */
660 AM62PX_MCU_IOPAD(0x024, PIN_INPUT, 0) /* (D8) WKUP_UART0_RXD */
661 AM62PX_MCU_IOPAD(0x028, PIN_OUTPUT, 0) /* (D7) WKUP_UART0_TXD */
662 >;
663 bootph-all;
664 };
665};
666
667&wkup_uart0 {
668 /* WKUP UART0 is used by DM firmware */
669 pinctrl-names = "default";
670 pinctrl-0 = <&wkup_uart0_pins_default>;
671 status = "reserved";
672 bootph-all;
673};
Tom Rini93743d22024-04-01 09:08:13 -0400[diff] [blame]674
675/* mcu_gpio0 and mcu_gpio_intr are reserved for mcu firmware usage */
676&mcu_gpio0 {
677 status = "reserved";
678};
679
680&mcu_gpio_intr {
681 status = "reserved";
682};