blob: 242f4b0cb3440249094c403d273197997316fb57 [file] [log] [blame]
Tom Rini53633a82024-02-29 12:33:36 -05001// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2/*
3 * Device Tree file for Oxalis
4 *
5 * Copyright (c) 2019 Manivannan Sadhasivam
6 *
7 */
8
9/dts-v1/;
10
11#include "fsl-ls1012a.dtsi"
12
13/ {
14 model = "Oxalis";
15 compatible = "ebs-systart,oxalis", "fsl,ls1012a";
16
17 sys_mclk: clock-mclk {
18 compatible = "fixed-clock";
19 #clock-cells = <0>;
20 clock-frequency = <25000000>;
21 };
22
23 reg_1p8v: regulator-1p8v {
24 compatible = "regulator-fixed";
25 regulator-name = "1P8V";
26 regulator-min-microvolt = <1800000>;
27 regulator-max-microvolt = <1800000>;
28 regulator-always-on;
29 };
30
31 sound {
32 compatible = "simple-audio-card";
33 simple-audio-card,format = "i2s";
34 simple-audio-card,widgets =
35 "Microphone", "Microphone Jack",
36 "Headphone", "Headphone Jack",
37 "Speaker", "Speaker Ext",
38 "Line", "Line In Jack";
39 simple-audio-card,routing =
40 "MIC_IN", "Microphone Jack",
41 "Microphone Jack", "Mic Bias",
42 "LINE_IN", "Line In Jack",
43 "Headphone Jack", "HP_OUT",
44 "Speaker Ext", "LINE_OUT";
45
46 simple-audio-card,cpu {
47 sound-dai = <&sai2>;
48 frame-master;
49 bitclock-master;
50 };
51
52 simple-audio-card,codec {
53 sound-dai = <&codec>;
54 frame-master;
55 bitclock-master;
56 system-clock-frequency = <25000000>;
57 };
58 };
59};
60
61&duart0 {
62 status = "okay";
63};
64
65&duart1 {
66 status = "okay";
67};
68
69&esdhc1 {
70 status = "okay";
71};
72
73&i2c0 {
74 status = "okay";
75
76 codec: audio-codec@a {
77 #sound-dai-cells = <0>;
78 compatible = "fsl,sgtl5000";
79 reg = <0xa>;
80 VDDA-supply = <&reg_1p8v>;
81 VDDIO-supply = <&reg_1p8v>;
82 clocks = <&sys_mclk>;
83 };
84};
85
86&i2c1 {
87 status = "okay";
88};
89
90&pcie1 {
91 status = "okay";
92};
93
94&sai2 {
95 status = "okay";
96};
97
98&sata {
99 status = "okay";
100};