Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c232e81c93447c3a6b4774d87fc0753486a4d240 / . / configs / socfpga_mcvevk_defconfig
blob: e01282cda09b2a915dc1c0a62248b4281f28cc07 [file] [log] [blame]
Marek Vasut8e8b62a2015-08-03 01:37:28 +0200[diff] [blame]1CONFIG_ARM=y
2CONFIG_ARCH_SOCFPGA=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]3CONFIG_SYS_MALLOC_F_LEN=0x2000
4CONFIG_SPL_DM=y
5CONFIG_DM_GPIO=y
Marek Vasut8e8b62a2015-08-03 01:37:28 +0200[diff] [blame]6CONFIG_TARGET_SOCFPGA_DENX_MCVEVK=y
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]7CONFIG_SPL_STACK_R_ADDR=0x00800000
Marek Vasut8e8b62a2015-08-03 01:37:28 +0200[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="socfpga_cyclone5_mcvevk"
9CONFIG_SPL=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]10CONFIG_SPL_STACK_R=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]11CONFIG_FIT=y
Marek Vasut8e8b62a2015-08-03 01:37:28 +0200[diff] [blame]12# CONFIG_CMD_IMLS is not set
13# CONFIG_CMD_FLASH is not set
Thomas Chou3a077cd2015-11-11 21:39:33 +0800[diff] [blame]14CONFIG_CMD_GPIO=y
Bin Meng63c10982015-09-28 05:14:15 -0700[diff] [blame]15CONFIG_DWAPB_GPIO=y
Simon Glassc08ebf62016-02-22 22:55:40 -0700[diff] [blame]16CONFIG_DM_MMC=y
Marek Vasut8e8b62a2015-08-03 01:37:28 +0200[diff] [blame]17CONFIG_DM_ETH=y
Marek Vasut8e8b62a2015-08-03 01:37:28 +0200[diff] [blame]18CONFIG_ETH_DESIGNWARE=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]19CONFIG_SYS_NS16550=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]20CONFIG_CADENCE_QSPI=y
21CONFIG_DESIGNWARE_SPI=y
Denis Bakhvalovc232e812016-03-24 22:39:09 +0100[diff] [blame^]22CONFIG_SPI_FLASH_BAR=y
Marek Vasutbc71b042015-12-05 19:24:22 +0100[diff] [blame]23CONFIG_USB=y
24CONFIG_DM_USB=y
Sam Protsenkob084b0c2016-03-25 16:39:47 +0200[diff] [blame]25CONFIG_USB_GADGET=y