blob: b79161d79abd710e3d324ec0326be0347e096f41 [file] [log] [blame]
Sricharan9310ff72011-11-15 09:49:55 -05001/*
2 * (C) Copyright 2010
3 * Texas Instruments, <www.ti.com>
4 *
5 * This program is free software; you can redistribute it and/or
6 * modify it under the terms of the GNU General Public License as
7 * published by the Free Software Foundation; either version 2 of
8 * the License, or (at your option) any later version.
9 *
10 * This program is distributed in the hope that it will be useful,
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
13 * GNU General Public License for more details.
14 *
15 * You should have received a copy of the GNU General Public License
16 * along with this program; if not, write to the Free Software
17 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
18 * MA 02111-1307 USA
19 */
20
21#ifndef _SYS_PROTO_H_
22#define _SYS_PROTO_H_
23
24#include <asm/arch/omap.h>
25#include <asm/io.h>
26#include <asm/arch/clocks.h>
27#include <asm/omap_common.h>
Sricharan9784f1f2011-11-15 09:49:58 -050028#include <asm/arch/clocks.h>
Sricharan9310ff72011-11-15 09:49:55 -050029
SRICHARAN R3f30b0a2013-04-24 00:41:24 +000030DECLARE_GLOBAL_DATA_PTR;
31
Lokesh Vutla40700ad2013-02-12 21:29:08 +000032struct pad_conf_entry {
33 u32 offset;
34 u32 val;
35};
36
Sricharan9310ff72011-11-15 09:49:55 -050037struct omap_sysinfo {
38 char *board_string;
39};
40extern const struct omap_sysinfo sysinfo;
41
Sricharan9310ff72011-11-15 09:49:55 -050042void gpmc_init(void);
43void watchdog_init(void);
44u32 get_device_type(void);
45void do_set_mux(u32 base, struct pad_conf_entry const *array, int size);
46void set_muxconf_regs_essential(void);
47void set_muxconf_regs_non_essential(void);
48void sr32(void *, u32, u32, u32);
49u32 wait_on_value(u32, u32, void *, u32);
50void sdelay(unsigned long);
Sricharan9310ff72011-11-15 09:49:55 -050051void setup_clocks_for_console(void);
52void prcm_init(void);
SRICHARAN Rfb6aa1f2013-02-04 04:22:00 +000053void bypass_dpll(u32 const base);
Sricharan9310ff72011-11-15 09:49:55 -050054void freq_update_core(void);
55u32 get_sys_clk_freq(void);
56u32 omap5_ddr_clk(void);
57void cancel_out(u32 *num, u32 *den, u32 den_limit);
58void sdram_init(void);
59u32 omap_sdram_size(void);
60u32 cortex_rev(void);
61void init_omap_revision(void);
62void do_io_settings(void);
Nishanth Menon41d7ab12012-03-01 14:17:37 +000063void omap_vc_init(u16 speed_khz);
64int omap_vc_bypass_send_value(u8 sa, u8 reg_addr, u8 reg_data);
Lokesh Vutlae89f1542012-05-29 19:26:41 +000065u32 warm_reset(void);
Lokesh Vutlaba873772012-05-29 19:26:43 +000066void force_emif_self_refresh(void);
Lokesh Vutlad8ac0502013-02-04 04:22:05 +000067void get_ioregs(const struct ctrl_ioregs **regs);
Lokesh Vutla28049632013-02-12 01:33:45 +000068void srcomp_enable(void);
Lokesh Vutla100c2d82013-04-17 20:49:40 +000069void setup_warmreset_time(void);
Sricharan9310ff72011-11-15 09:49:55 -050070
Sricharan9310ff72011-11-15 09:49:55 -050071static inline u32 running_from_sdram(void)
72{
73 u32 pc;
74 asm volatile ("mov %0, pc" : "=r" (pc));
75 return ((pc >= OMAP54XX_DRAM_ADDR_SPACE_START) &&
76 (pc < OMAP54XX_DRAM_ADDR_SPACE_END));
77}
78
79static inline u8 uboot_loaded_by_spl(void)
80{
81 /*
Sricharan308fe922011-11-15 09:50:03 -050082 * u-boot can be running from sdram either because of configuration
83 * Header or by SPL. If because of CH, then the romcode sets the
84 * CHSETTINGS executed bit to true in the boot parameter structure that
85 * it passes to the bootloader.This parameter is stored in the ch_flags
86 * variable by both SPL and u-boot.Check out for CHSETTINGS, which is a
87 * mandatory section if CH is present.
Sricharan9310ff72011-11-15 09:49:55 -050088 */
SRICHARAN R3f30b0a2013-04-24 00:41:24 +000089 if ((gd->arch.omap_boot_params.ch_flags) & (CH_FLAGS_CHSETTINGS))
Sricharan308fe922011-11-15 09:50:03 -050090 return 0;
91 else
92 return running_from_sdram();
Sricharan9310ff72011-11-15 09:49:55 -050093}
94/*
95 * The basic hardware init of OMAP(s_init()) can happen in 4
96 * different contexts:
97 * 1. SPL running from SRAM
98 * 2. U-Boot running from FLASH
99 * 3. Non-XIP U-Boot loaded to SDRAM by SPL
100 * 4. Non-XIP U-Boot loaded to SDRAM by ROM code using the
101 * Configuration Header feature
102 *
103 * This function finds this context.
104 * Defining as inline may help in compiling out unused functions in SPL
105 */
106static inline u32 omap_hw_init_context(void)
107{
108#ifdef CONFIG_SPL_BUILD
109 return OMAP_INIT_CONTEXT_SPL;
110#else
111 if (uboot_loaded_by_spl())
112 return OMAP_INIT_CONTEXT_UBOOT_AFTER_SPL;
113 else if (running_from_sdram())
114 return OMAP_INIT_CONTEXT_UBOOT_AFTER_CH;
115 else
116 return OMAP_INIT_CONTEXT_UBOOT_FROM_NOR;
117#endif
118}
119
Lokesh Vutla100c2d82013-04-17 20:49:40 +0000120static inline u32 div_round_up(u32 num, u32 den)
121{
122 return (num + den - 1)/den;
123}
124
125static inline u32 usec_to_32k(u32 usec)
126{
127 return div_round_up(32768 * usec, 1000000);
128}
Sricharan9310ff72011-11-15 09:49:55 -0500129#endif