Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / c0f218b463f8f25698dc6b1249d38fc5af1f04d6 / . / arch / arm / dts / k3-j721e-common-proc-board-u-boot.dtsi
blob: 3384ed9f3a1e0e81327afeca3ddf298afcf60833 [file] [log] [blame]
Lokesh Vutlaac736802019-06-13 10:29:55 +0530[diff] [blame]1// SPDX-License-Identifier: GPL-2.0
2/*
3 * Copyright (C) 2018 Texas Instruments Incorporated - http://www.ti.com/
4 */
5
Vignesh Raghavendra268dad22019-12-04 22:17:24 +0530[diff] [blame]6#include <dt-bindings/net/ti-dp83867.h>
7
Lokesh Vutlaac736802019-06-13 10:29:55 +0530[diff] [blame]8/ {
9 chosen {
10 stdout-path = "serial2:115200n8";
11 tick-timer = &timer1;
12 };
Vignesh Raghavendra268dad22019-12-04 22:17:24 +0530[diff] [blame]13
14 aliases {
15 ethernet0 = &cpsw_port1;
Lokesh Vutla62eada12021-02-01 11:26:40 +0530[diff] [blame]16 spi0 = &ospi0;
17 spi1 = &ospi1;
18 remoteproc0 = &mcu_r5fss0_core0;
19 remoteproc1 = &mcu_r5fss0_core1;
20 remoteproc2 = &main_r5fss0_core0;
21 remoteproc3 = &main_r5fss0_core1;
22 remoteproc4 = &main_r5fss1_core0;
23 remoteproc5 = &main_r5fss1_core1;
24 remoteproc6 = &c66_0;
25 remoteproc7 = &c66_1;
26 remoteproc8 = &c71_0;
27 i2c0 = &wkup_i2c0;
28 i2c1 = &mcu_i2c0;
29 i2c2 = &mcu_i2c1;
30 i2c3 = &main_i2c0;
Vignesh Raghavendra268dad22019-12-04 22:17:24 +0530[diff] [blame]31 };
Lokesh Vutlaac736802019-06-13 10:29:55 +0530[diff] [blame]32};
33
34&cbass_main{
35 u-boot,dm-spl;
Lokesh Vutla62eada12021-02-01 11:26:40 +0530[diff] [blame]36
37 main-navss {
38 u-boot,dm-spl;
39 };
Lokesh Vutlaac736802019-06-13 10:29:55 +0530[diff] [blame]40};
41
42&cbass_mcu_wakeup {
43 u-boot,dm-spl;
44
45 timer1: timer@40400000 {
46 compatible = "ti,omap5430-timer";
47 reg = <0x0 0x40400000 0x0 0x80>;
48 ti,timer-alwon;
49 clock-frequency = <25000000>;
50 u-boot,dm-spl;
51 };
Vignesh Raghavendra268dad22019-12-04 22:17:24 +0530[diff] [blame]52
Lokesh Vutla62eada12021-02-01 11:26:40 +0530[diff] [blame]53 mcu-navss {
Vignesh Raghavendra268dad22019-12-04 22:17:24 +0530[diff] [blame]54 u-boot,dm-spl;
55
Vignesh Raghavendra01250d82020-07-07 13:43:35 +0530[diff] [blame]56 ringacc@2b800000 {
Vignesh Raghavendra268dad22019-12-04 22:17:24 +0530[diff] [blame]57 u-boot,dm-spl;
58 };
59
Vignesh Raghavendra01250d82020-07-07 13:43:35 +0530[diff] [blame]60 dma-controller@285c0000 {
Vignesh Raghavendra268dad22019-12-04 22:17:24 +0530[diff] [blame]61 u-boot,dm-spl;
62 };
63 };
Lokesh Vutla62eada12021-02-01 11:26:40 +0530[diff] [blame]64
65 chipid@43000014 {
66 u-boot,dm-spl;
67 };
Lokesh Vutlaac736802019-06-13 10:29:55 +0530[diff] [blame]68};
69
70&secure_proxy_main {
71 u-boot,dm-spl;
72};
73
74&dmsc {
75 u-boot,dm-spl;
76 k3_sysreset: sysreset-controller {
77 compatible = "ti,sci-sysreset";
78 u-boot,dm-spl;
79 };
80};
81
82&k3_pds {
83 u-boot,dm-spl;
84};
85
86&k3_clks {
87 u-boot,dm-spl;
88};
89
90&k3_reset {
91 u-boot,dm-spl;
92};
93
94&wkup_pmx0 {
95 u-boot,dm-spl;
96};
97
98&main_pmx0 {
99 u-boot,dm-spl;
100};
101
102&main_uart0 {
103 u-boot,dm-spl;
104};
105
106&mcu_uart0 {
107 u-boot,dm-spl;
108};
109
110&main_sdhci0 {
111 u-boot,dm-spl;
112};
113
114&main_sdhci1 {
115 u-boot,dm-spl;
116};
Vignesh Raghavendra268dad22019-12-04 22:17:24 +0530[diff] [blame]117
Vignesh Raghavendra04ed4932019-11-18 19:16:35 +0530[diff] [blame]118&main_usbss0_pins_default {
119 u-boot,dm-spl;
120};
121
122&usbss0 {
123 u-boot,dm-spl;
124 ti,usb2-only;
125};
126
127&usb0 {
128 dr_mode = "peripheral";
129 u-boot,dm-spl;
130};
131
Vignesh Raghavendra268dad22019-12-04 22:17:24 +0530[diff] [blame]132&mcu_cpsw {
133 reg = <0x0 0x46000000 0x0 0x200000>,
134 <0x0 0x40f00200 0x0 0x2>;
135 reg-names = "cpsw_nuss", "mac_efuse";
Vignesh Raghavendra3f09ed42020-07-06 13:36:55 +0530[diff] [blame]136 /delete-property/ ranges;
Vignesh Raghavendra268dad22019-12-04 22:17:24 +0530[diff] [blame]137
138 cpsw-phy-sel@40f04040 {
139 compatible = "ti,am654-cpsw-phy-sel";
140 reg= <0x0 0x40f04040 0x0 0x4>;
141 reg-names = "gmii-sel";
142 };
143};
Faiz Abbasc67d3892020-01-16 19:42:21 +0530[diff] [blame]144
145&main_mmc1_pins_default {
146 u-boot,dm-spl;
147};
Andreas Dannenberg0fe40e92020-01-07 13:15:56 +0530[diff] [blame]148
149&wkup_i2c0_pins_default {
150 u-boot,dm-spl;
151};
152
153&wkup_i2c0 {
154 u-boot,dm-spl;
155};
Vignesh Raghavendra8a290cc2020-01-27 23:22:15 +0530[diff] [blame]156
157&main_i2c0 {
158 u-boot,dm-spl;
159};
160
161&main_i2c0_pins_default {
162 u-boot,dm-spl;
163};
164
165&exp2 {
166 u-boot,dm-spl;
167};
Vignesh Raghavendrada674372020-02-04 11:09:52 +0530[diff] [blame]168
169&mcu_fss0_ospi0_pins_default {
170 u-boot,dm-spl;
171};
172
173&fss {
174 u-boot,dm-spl;
175};
176
177&ospi0 {
178 u-boot,dm-spl;
179
180 flash@0 {
181 u-boot,dm-spl;
182 };
183};
Keerthy71156c92020-03-04 10:09:59 +0530[diff] [blame]184
185&ospi1 {
186 u-boot,dm-spl;
187
188 flash@0 {
189 u-boot,dm-spl;
190 };
191};
192
193&mcu_fss0_ospi1_pins_default {
194 u-boot,dm-spl;
195};