blob: 2f02f96458fa175ddc8fcb8cb1dd91f99c5cb122 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +02002/*
3 * WORK Microwave work_92105 board configuration file
4 *
5 * (C) Copyright 2014 DENX Software Engineering GmbH
6 * Written-by: Albert ARIBAUD <albert.aribaud@3adev.fr>
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +02007 */
8
9#ifndef __CONFIG_WORK_92105_H__
10#define __CONFIG_WORK_92105_H__
11
12/* SoC and board defines */
13#include <linux/sizes.h>
14#include <asm/arch/cpu.h>
15
16/*
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020017 * Memory configurations
18 */
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020019#define CONFIG_SYS_SDRAM_BASE EMC_DYCS0_BASE
20#define CONFIG_SYS_SDRAM_SIZE SZ_128M
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020021
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020022#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_SDRAM_BASE + SZ_512K \
23 - GENERATED_GBL_DATA_SIZE)
24
25/*
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020026 * Ethernet Driver
27 */
28
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020029#define CONFIG_LPC32XX_ETH
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020030#define CONFIG_SYS_FAULT_ECHO_LINK_DOWN
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020031/* FIXME: remove "Waiting for PHY auto negotiation to complete..." message */
32
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020033#define CONFIG_RTC_DS1374
34
35/*
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020036 * U-Boot General Configurations
37 */
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020038#define CONFIG_SYS_CBSIZE 1024
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020039#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE
40
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020041/*
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020042 * NAND chip timings for FIXME: which one?
43 */
44
45#define CONFIG_LPC32XX_NAND_MLC_TCEA_DELAY 333333333
46#define CONFIG_LPC32XX_NAND_MLC_BUSY_DELAY 10000000
47#define CONFIG_LPC32XX_NAND_MLC_NAND_TA 18181818
48#define CONFIG_LPC32XX_NAND_MLC_RD_HIGH 31250000
49#define CONFIG_LPC32XX_NAND_MLC_RD_LOW 45454545
50#define CONFIG_LPC32XX_NAND_MLC_WR_HIGH 40000000
51#define CONFIG_LPC32XX_NAND_MLC_WR_LOW 83333333
52
53/*
54 * NAND
55 */
56
57/* driver configuration */
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020058#define CONFIG_SYS_MAX_NAND_DEVICE 1
59#define CONFIG_SYS_MAX_NAND_CHIPS 1
60#define CONFIG_SYS_NAND_BASE MLC_NAND_BASE
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020061
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020062/*
63 * GPIO
64 */
65
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020066/*
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020067 * Environment
68 */
69
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020070/*
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020071 * SPL
72 */
73
74/* SPL will be executed at offset 0 */
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020075/* SPL will use SRAM as stack */
76#define CONFIG_SPL_STACK 0x0000FFF8
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020077/* Use the framework and generic lib */
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020078/* SPL will use serial */
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020079/* SPL will load U-Boot from NAND offset 0x40000 */
Albert ARIBAUD \(3ADEV\)ee69a392015-03-31 11:40:51 +020080#define CONFIG_SPL_PAD_TO 0x20000
81/* U-Boot will be 0x40000 bytes, loaded and run at CONFIG_SYS_TEXT_BASE */
82#define CONFIG_SYS_MONITOR_LEN 0x40000 /* actually, MAX size */
83#define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE
84#define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE
85
86/*
87 * Include SoC specific configuration
88 */
89#include <asm/arch/config.h>
90
91#endif /* __CONFIG_WORK_92105_H__*/