blob: 04b348148052f56c0f673effa50dacdad315898b [file] [log] [blame]
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +09001#ifndef __CONFIG_H
2#define __CONFIG_H
3
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +09004#define __LITTLE_ENDIAN__ 1
5
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +09006/* SCIF */
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +09007#define CONFIG_CONS_SCIF1 1
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +09008
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +09009/* SDRAM */
Vladimir Zapolskiy5d35f6c2016-11-28 00:15:22 +020010#define CONFIG_SYS_SDRAM_BASE 0x8C000000
11#define CONFIG_SYS_SDRAM_SIZE 0x04000000
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090012
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020013#define CONFIG_SYS_PBSIZE 256
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090014
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090015/* Address of u-boot image in Flash */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020016#define CONFIG_SYS_MONITOR_BASE (CONFIG_SYS_FLASH_BASE)
17#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020018#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090019
20/*
Nobuhiro Iwamatsue0980752008-06-17 16:28:05 +090021 * NOR Flash ( Spantion S29GL256P )
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090022 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020023#define CONFIG_SYS_FLASH_BASE (0xA0000000)
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020024#define CONFIG_SYS_MAX_FLASH_SECT 256
25#define CONFIG_SYS_FLASH_BANKS_LIST { CONFIG_SYS_FLASH_BASE }
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090026
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090027/*
28 * SuperH Clock setting
29 */
Jean-Christophe PLAGNIOL-VILLARD03836942008-10-16 15:01:15 +020030#define CONFIG_SYS_PLL_SETTLING_TIME 100/* in us */
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090031
32/*
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090033 * SuperH PCI Bridge Configration
34 */
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090035#define CONFIG_SH7751_PCI
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090036
Nobuhiro Iwamatsu868b52b2008-03-25 17:11:24 +090037#endif /* __CONFIG_H */