blob: c991bff0e889b8a38ce18ca89b7a8f4e7d608a82 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
Marek Vasutad43cd32017-07-21 23:15:21 +02002/*
3 * include/configs/ulcb.h
4 * This file is ULCB board configuration.
5 *
6 * Copyright (C) 2017 Renesas Electronics Corporation
Marek Vasutad43cd32017-07-21 23:15:21 +02007 */
8
9#ifndef __ULCB_H
10#define __ULCB_H
11
Marek Vasutad43cd32017-07-21 23:15:21 +020012#include "rcar-gen3-common.h"
13
Marek Vasutad43cd32017-07-21 23:15:21 +020014/* Generic Timer Definitions (use in assembler source) */
15#define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */
16
Marek Vasutad43cd32017-07-21 23:15:21 +020017/* Environment in eMMC, at the end of 2nd "boot sector" */
Marek Vasutad43cd32017-07-21 23:15:21 +020018
Marek Vasutb4690062017-07-29 21:28:50 +020019#define CONFIG_FLASH_SHOW_PROGRESS 45
20#define CONFIG_SYS_FLASH_QUIET_TEST
21#define CONFIG_SYS_FLASH_BANKS_LIST { 0x08000000 }
Marek Vasutb4690062017-07-29 21:28:50 +020022#define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT
Marek Vasutb4690062017-07-29 21:28:50 +020023#define CONFIG_SYS_MAX_FLASH_SECT 256
24#define CONFIG_SYS_WRITE_SWAPPED_DATA
25
Marek Vasutad43cd32017-07-21 23:15:21 +020026#endif /* __ULCB_H */