blob: feede5e555e0d75fb02d630b878ac4abd01e4372 [file] [log] [blame]
Tom Rini10e47792018-05-06 17:58:06 -04001/* SPDX-License-Identifier: GPL-2.0+ */
huang lin50799702015-11-17 14:20:25 +08002/*
3 * (C) Copyright 2015 Rockchip Electronics Co., Ltd
huang lin50799702015-11-17 14:20:25 +08004 */
5
6#ifndef __ASM_ARCH_UART_H
7#define __ASM_ARCH_UART_H
8struct rk_uart {
9 unsigned int rbr; /* Receive buffer register. */
10 unsigned int ier; /* Interrupt enable register. */
11 unsigned int fcr; /* FIFO control register. */
12 unsigned int lcr; /* Line control register. */
13 unsigned int mcr; /* Modem control register. */
14 unsigned int lsr; /* Line status register. */
15 unsigned int msr; /* Modem status register. */
16 unsigned int scr;
17 unsigned int reserved1[(0x30 - 0x20) / 4];
18 unsigned int srbr[(0x70 - 0x30) / 4];
19 unsigned int far;
20 unsigned int tfr;
21 unsigned int rfw;
22 unsigned int usr;
23 unsigned int tfl;
24 unsigned int rfl;
25 unsigned int srr;
26 unsigned int srts;
27 unsigned int sbcr;
28 unsigned int sdmam;
29 unsigned int sfe;
30 unsigned int srt;
31 unsigned int stet;
32 unsigned int htx;
33 unsigned int dmasa;
34 unsigned int reserver2[(0xf4 - 0xac) / 4];
35 unsigned int cpr;
36 unsigned int ucv;
37 unsigned int ctr;
38};
39
40void rk_uart_init(void *base);
41void print_hex(unsigned int n);
42void print(char *s);
43#endif