blob: 2e5f38d47864c25e6fef4d1bda30a65d13725efc [file] [log] [blame]
Lucile Quiriona84f6f92015-06-30 17:17:47 -04001/*
2 * Copyright (C) 2015, Savoir-faire Linux Inc.
3 *
4 * Derived from MX51EVK code by
5 * Guennadi Liakhovetski <lg@denx.de>
6 * Freescale Semiconductor, Inc.
7 *
8 * Configuration settings for the TS4800 Board
9 *
10 * SPDX-License-Identifier: GPL-2.0+
11 */
12
13#ifndef __CONFIG_H
14#define __CONFIG_H
15
16/* High Level Configuration Options */
17#define CONFIG_MX51
18
Lucile Quiriona84f6f92015-06-30 17:17:47 -040019#define CONFIG_SYS_NO_FLASH /* No NOR Flash */
Bin Meng75574052016-02-05 19:30:11 -080020#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is a 2nd stage bootloader */
Lucile Quiriona84f6f92015-06-30 17:17:47 -040021
22#define CONFIG_HW_WATCHDOG
23
24#define CONFIG_MACH_TYPE MACH_TYPE_TS48XX
25
26/* text base address used when linking */
27#define CONFIG_SYS_TEXT_BASE 0x90008000
28
29#include <asm/arch/imx-regs.h>
30
31/* enable passing of ATAGs */
32#define CONFIG_CMDLINE_TAG
33#define CONFIG_SETUP_MEMORY_TAGS
34#define CONFIG_INITRD_TAG
35#define CONFIG_REVISION_TAG
36
Lucile Quiriona84f6f92015-06-30 17:17:47 -040037/*
38 * Size of malloc() pool
39 */
40#define CONFIG_SYS_MALLOC_LEN (10 * 1024 * 1024)
41
42/*
43 * Hardware drivers
44 */
45
46#define CONFIG_MXC_UART
47#define CONFIG_MXC_UART_BASE UART1_BASE
48#define CONFIG_MXC_GPIO
49
50/*
51 * SPI Configs
52 * */
53#define CONFIG_HARD_SPI /* puts SPI: ready */
54#define CONFIG_MXC_SPI /* driver for the SPI controllers*/
Lucile Quiriona84f6f92015-06-30 17:17:47 -040055
56/*
57 * MMC Configs
58 * */
59#define CONFIG_FSL_ESDHC
60#define CONFIG_SYS_FSL_ESDHC_ADDR MMC_SDHC1_BASE_ADDR
61
Sebastien Bourdelindb979c42016-04-21 13:37:04 -040062#define CONFIG_SYS_FSL_ERRATUM_ESDHC_A001
63
Lucile Quiriona84f6f92015-06-30 17:17:47 -040064#define CONFIG_MMC
65
Lucile Quiriona84f6f92015-06-30 17:17:47 -040066#define CONFIG_GENERIC_MMC
Lucile Quiriona84f6f92015-06-30 17:17:47 -040067#define CONFIG_DOS_PARTITION
68
Damien Riegel40137112015-06-30 17:17:48 -040069/*
70 * Eth Configs
71 */
72#define CONFIG_MII
73#define CONFIG_PHYLIB
74#define CONFIG_PHY_SMSC
75
76#define CONFIG_FEC_MXC
77#define IMX_FEC_BASE FEC_BASE_ADDR
78#define CONFIG_ETHPRIME "FEC"
79#define CONFIG_FEC_MXC_PHYADDR 0
80
Lucile Quiriona84f6f92015-06-30 17:17:47 -040081/* allow to overwrite serial and ethaddr */
82#define CONFIG_ENV_OVERWRITE /* disable vendor parameters protection (serial#, ethaddr) */
83#define CONFIG_CONS_INDEX 1 /* use UART0 : used by serial driver */
84#define CONFIG_BAUDRATE 115200
85
86/***********************************************************
87 * Command definition
88 ***********************************************************/
89
Lucile Quiriona84f6f92015-06-30 17:17:47 -040090/* Environment variables */
91
Lucile Quiriona84f6f92015-06-30 17:17:47 -040092
93#define CONFIG_LOADADDR 0x91000000 /* loadaddr env var */
94
95#define CONFIG_EXTRA_ENV_SETTINGS \
96 "script=boot.scr\0" \
Damien Riegel191ed222016-04-21 17:34:02 -040097 "image=zImage\0" \
98 "fdt_file=imx51-ts4800.dtb\0" \
99 "fdt_addr=0x90fe0000\0" \
Lucile Quiriona84f6f92015-06-30 17:17:47 -0400100 "mmcdev=0\0" \
Damien Riegel191ed222016-04-21 17:34:02 -0400101 "mmcpart=2\0" \
102 "mmcroot=/dev/mmcblk0p3 rootwait rw\0" \
103 "mmcargs=setenv bootargs root=${mmcroot}\0" \
Lucile Quiriona84f6f92015-06-30 17:17:47 -0400104 "addtty=setenv bootargs ${bootargs} console=ttymxc0,${baudrate}\0" \
105 "loadbootscript=" \
106 "fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${script};\0" \
107 "bootscript=echo Running bootscript from mmc ...; " \
108 "source\0" \
109 "loadimage=fatload mmc ${mmcdev}:${mmcpart} ${loadaddr} ${image};\0" \
Damien Riegel191ed222016-04-21 17:34:02 -0400110 "loadfdt=fatload mmc ${mmcdev}:${mmcpart} ${fdt_addr} ${fdt_file}\0" \
Lucile Quiriona84f6f92015-06-30 17:17:47 -0400111 "mmcboot=echo Booting from mmc ...; " \
112 "run mmcargs addtty; " \
Damien Riegel191ed222016-04-21 17:34:02 -0400113 "if run loadfdt; then " \
114 "bootz ${loadaddr} - ${fdt_addr}; " \
115 "else " \
116 "echo ERR: cannot load FDT; " \
117 "fi; "
118
Lucile Quiriona84f6f92015-06-30 17:17:47 -0400119
120#define CONFIG_BOOTCOMMAND \
121 "mmc dev ${mmcdev}; if mmc rescan; then " \
122 "if run loadbootscript; then " \
123 "run bootscript; " \
124 "else " \
125 "if run loadimage; then " \
126 "run mmcboot; " \
127 "fi; " \
128 "fi; " \
129 "fi; "
130
131/*
132 * Miscellaneous configurable options
133 */
134#define CONFIG_SYS_LONGHELP /* undef to save memory */
Lucile Quiriona84f6f92015-06-30 17:17:47 -0400135#define CONFIG_AUTO_COMPLETE
136#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
137/* Print Buffer Size */
138#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16)
139#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
140#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
141
142#define CONFIG_SYS_LOAD_ADDR CONFIG_LOADADDR
143
144#define CONFIG_CMDLINE_EDITING
145
146/*-----------------------------------------------------------------------
147 * Physical Memory Map
148 */
149#define CONFIG_NR_DRAM_BANKS 1
150#define PHYS_SDRAM_1 CSD0_BASE_ADDR
151#define PHYS_SDRAM_1_SIZE (256 * 1024 * 1024)
152
153#define CONFIG_SYS_SDRAM_BASE (PHYS_SDRAM_1)
154#define CONFIG_SYS_INIT_RAM_ADDR (IRAM_BASE_ADDR)
155#define CONFIG_SYS_INIT_RAM_SIZE (IRAM_SIZE)
156
157#define CONFIG_BOARD_EARLY_INIT_F
158
159#define CONFIG_SYS_INIT_SP_OFFSET \
160 (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
161#define CONFIG_SYS_INIT_SP_ADDR \
162 (CONFIG_SYS_INIT_RAM_ADDR + CONFIG_SYS_INIT_SP_OFFSET)
163
164/* Low level init */
165#define CONFIG_SYS_DDR_CLKSEL 0
166#define CONFIG_SYS_CLKTL_CBCDR 0x59E35100
167#define CONFIG_SYS_MAIN_PWR_ON
168
169/*-----------------------------------------------------------------------
170 * Environment organization
171 */
172
173#define CONFIG_ENV_OFFSET (6 * 64 * 1024)
174#define CONFIG_ENV_SIZE (8 * 1024)
175#define CONFIG_ENV_IS_IN_MMC
176#define CONFIG_SYS_MMC_ENV_DEV 0
177
178#endif