Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / bbdda118cf81529cf8221ad51b1d17f81541bc89 / . / configs / orangepi-rk3399_defconfig
blob: fa117ba8d15663c4dada523ba5e99c176f433c45 [file] [log] [blame]
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Peng Fanc8a61c02022-04-13 17:47:20 +0800[diff] [blame]3CONFIG_COUNTER_FREQUENCY=24000000
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]4CONFIG_ARCH_ROCKCHIP=y
5CONFIG_SYS_TEXT_BASE=0x00200000
Tom Rini2e262c42020-08-10 15:31:07 -0400[diff] [blame]6CONFIG_NR_DRAM_BANKS=1
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]7CONFIG_ENV_OFFSET=0x3F8000
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]8CONFIG_DEFAULT_DEVICE_TREE="rk3399-orangepi"
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]9CONFIG_ROCKCHIP_RK3399=y
Kever Yang1b662092020-02-19 17:51:07 +0800[diff] [blame]10CONFIG_TARGET_EVB_RK3399=y
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]11CONFIG_DEBUG_UART_BASE=0xFF1A0000
12CONFIG_DEBUG_UART_CLOCK=24000000
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]13CONFIG_SYS_LOAD_ADDR=0x800800
Tom Rini4b2fcb32022-04-08 13:36:51 -0400[diff] [blame]14CONFIG_DEBUG_UART=y
Tom Rini4ddbade2022-05-25 12:16:03 -0400[diff] [blame]15CONFIG_HAS_CUSTOM_SYS_INIT_SP_ADDR=y
16CONFIG_CUSTOM_SYS_INIT_SP_ADDR=0x300000
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]17CONFIG_DEFAULT_FDT_FILE="rockchip/rk3399-orangepi.dtb"
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]18CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Riniabb0f522022-05-16 17:20:26 -0400[diff] [blame]19CONFIG_SPL_MAX_SIZE=0x2e000
20CONFIG_SPL_PAD_TO=0x7f8000
Tom Rini65aa1242022-05-27 10:19:45 -0400[diff] [blame]21CONFIG_SPL_HAS_BSS_LINKER_SECTION=y
22CONFIG_SPL_BSS_START_ADDR=0x400000
Tom Rini0cb89e72022-05-19 15:09:22 -0400[diff] [blame]23CONFIG_SPL_BSS_MAX_SIZE=0x2000
Kever Yang20673542019-08-20 11:47:02 +0800[diff] [blame]24# CONFIG_SPL_RAW_IMAGE_SUPPORT is not set
Tom Rini8a14ac42022-05-26 13:13:21 -0400[diff] [blame]25# CONFIG_SPL_SHARES_INIT_SP_ADDR is not set
26CONFIG_SPL_STACK=0x400000
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]27CONFIG_SPL_STACK_R=y
Jagan Teki4d88eea2019-05-29 13:55:47 +0530[diff] [blame]28CONFIG_SPL_STACK_R_MALLOC_SIMPLE_LEN=0x10000
29CONFIG_TPL=y
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]30CONFIG_CMD_BOOTZ=y
31CONFIG_CMD_GPT=y
32CONFIG_CMD_MMC=y
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]33CONFIG_CMD_USB=y
34# CONFIG_CMD_SETEXPR is not set
35CONFIG_CMD_TIME=y
36CONFIG_SPL_OF_CONTROL=y
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]37CONFIG_OF_SPL_REMOVE_PROPS="pinctrl-0 pinctrl-names clock-names interrupt-parent assigned-clocks assigned-clock-rates assigned-clock-parents"
38CONFIG_ENV_IS_IN_MMC=y
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]39CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]40CONFIG_ROCKCHIP_GPIO=y
41CONFIG_SYS_I2C_ROCKCHIP=y
42CONFIG_MMC_DW=y
43CONFIG_MMC_DW_ROCKCHIP=y
44CONFIG_MMC_SDHCI=y
45CONFIG_MMC_SDHCI_ROCKCHIP=y
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]46CONFIG_ETH_DESIGNWARE=y
47CONFIG_GMAC_ROCKCHIP=y
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]48CONFIG_PMIC_RK8XX=y
49CONFIG_REGULATOR_PWM=y
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]50CONFIG_REGULATOR_RK8XX=y
51CONFIG_PWM_ROCKCHIP=y
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]52CONFIG_BAUDRATE=1500000
53CONFIG_DEBUG_UART_SHIFT=2
54CONFIG_SYSRESET=y
55CONFIG_USB=y
56CONFIG_USB_XHCI_HCD=y
57CONFIG_USB_XHCI_DWC3=y
58CONFIG_USB_EHCI_HCD=y
59CONFIG_USB_EHCI_GENERIC=y
60CONFIG_USB_HOST_ETHER=y
61CONFIG_USB_ETHER_ASIX=y
62CONFIG_USB_ETHER_ASIX88179=y
63CONFIG_USB_ETHER_MCS7830=y
64CONFIG_USB_ETHER_RTL8152=y
65CONFIG_USB_ETHER_SMSC95XX=y
Jagan Teki4d88eea2019-05-29 13:55:47 +0530[diff] [blame]66CONFIG_SPL_TINY_MEMSET=y
Jagan Tekib1fdce42019-03-11 13:50:04 +0530[diff] [blame]67CONFIG_ERRNO_STR=y