Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / bb8aae5ee92e97630fc6edc73a53aaf3d755cae9 / . / configs / T2080QDS_SRIO_PCIE_BOOT_defconfig
blob: 98065da77d6dc9ced4f5abe8a046e52ff902867f [file] [log] [blame]
Masahiro Yamadad3ae6782014-07-30 14:08:14 +0900[diff] [blame]1CONFIG_PPC=y
Simon Glass72cc5382022-10-20 18:22:39 -0600[diff] [blame]2CONFIG_TEXT_BASE=0xFFF40000
Tom Rini5cd7ece2019-11-18 20:02:10 -0500[diff] [blame]3CONFIG_ENV_SIZE=0x2000
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]4CONFIG_DEFAULT_DEVICE_TREE="t2080qds"
Tom Rini7485ebf62022-06-20 08:07:45 -0400[diff] [blame]5CONFIG_ENV_ADDR=0xFFE20000
6CONFIG_MPC85xx=y
Tom Rinid17ab6a2022-10-28 20:26:55 -0400[diff] [blame]7CONFIG_SYS_INIT_RAM_LOCK=y
Tom Rini7485ebf62022-06-20 08:07:45 -0400[diff] [blame]8CONFIG_TARGET_T2080QDS=y
9CONFIG_MPC85XX_HAVE_RESET_VECTOR=y
10CONFIG_ENABLE_36BIT_PHYS=y
Tom Rini2daaf642022-06-25 11:02:43 -0400[diff] [blame]11CONFIG_SYS_BOOK3E_HV=y
Tom Rini41e1a592022-06-27 13:35:46 -0400[diff] [blame]12CONFIG_SYS_CACHE_STASHING=y
Tom Rini7485ebf62022-06-20 08:07:45 -0400[diff] [blame]13CONFIG_SRIO_PCIE_BOOT_SLAVE=y
14CONFIG_PCIE1=y
15CONFIG_PCIE2=y
16CONFIG_PCIE3=y
17CONFIG_PCIE4=y
Tom Rini2c082ab2021-07-26 21:10:37 -0400[diff] [blame]18CONFIG_FSL_USE_PCA9547_MUX=y
Tom Rini89cdcab2021-12-12 22:12:31 -0500[diff] [blame]19CONFIG_VID=y
20CONFIG_VID_FLS_ENV="t208xqds_vdd_mv"
21CONFIG_VOL_MONITOR_IR36021_READ=y
22CONFIG_VOL_MONITOR_IR36021_SET=y
Tom Rinibc7b0df2022-07-31 21:08:27 -0400[diff] [blame]23CONFIG_SYS_FSL_NUM_CC_PLLS=2
Tom Rinie24547a2022-03-30 18:07:32 -0400[diff] [blame]24CONFIG_FSL_QIXIS=y
25# CONFIG_QIXIS_I2C_ACCESS is not set
Tom Rini7f184322022-10-28 20:27:07 -0400[diff] [blame]26CONFIG_SYS_MONITOR_LEN=786432
Tom Rini5ca768d2022-01-24 21:08:41 +0000[diff] [blame]27CONFIG_MP=y
Simon Glasse3ee2fb2016-02-22 22:55:43 -0700[diff] [blame]28CONFIG_FIT=y
29CONFIG_FIT_VERBOSE=y
30CONFIG_OF_BOARD_SETUP=y
31CONFIG_OF_STDOUT_VIA_ALIAS=y
Tom Rini8c70baa2021-12-14 13:36:40 -0500[diff] [blame]32CONFIG_DYNAMIC_SYS_CLK_FREQ=y
Heiko Schocher0b368b12016-06-07 08:31:14 +0200[diff] [blame]33CONFIG_BOOTDELAY=10
Tom Rini5ddf1722021-11-10 09:11:40 -0500[diff] [blame]34CONFIG_USE_BOOTCOMMAND=y
35CONFIG_BOOTCOMMAND="setenv bootargs root=/dev/ram rw console=$consoledev,$baudrate $othbootargs;setenv ramdiskaddr 0x02000000;setenv fdtaddr 0x00c00000;setenv loadaddr 0x1000000;bootm $loadaddr $ramdiskaddr $fdtaddr"
Tom Rinif05f9d82022-04-13 09:14:57 -0400[diff] [blame]36CONFIG_ARCH_MISC_INIT=y
Mario Six75b23ed2018-03-28 14:38:15 +0200[diff] [blame]37CONFIG_BOARD_EARLY_INIT_R=y
Tom Rinif852e732016-04-21 21:37:19 -0400[diff] [blame]38CONFIG_HUSH_PARSER=y
Tom Rinicbfa1392022-05-11 17:38:09 -0400[diff] [blame]39CONFIG_SYS_PBSIZE=276
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]40CONFIG_CMD_GREPENV=y
Joe Hershberger5a9d7f12015-06-22 16:15:30 -0500[diff] [blame]41# CONFIG_CMD_FLASH is not set
Tom Rini78873cd2017-08-14 19:58:53 -0400[diff] [blame]42CONFIG_CMD_I2C=y
Tom Rini5a70f172022-10-28 20:27:02 -0400[diff] [blame]43CONFIG_LOADS_ECHO=y
44CONFIG_SYS_LOADS_BAUD_CHANGE=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]45CONFIG_CMD_MMC=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]46CONFIG_CMD_USB=y
47CONFIG_CMD_DHCP=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]48CONFIG_CMD_MII=y
Tom Rini0f2dcb92016-04-22 16:41:25 -0400[diff] [blame]49CONFIG_CMD_PING=y
Tom Rini1d9ac832016-04-24 17:29:26 -0400[diff] [blame]50CONFIG_CMD_EXT2=y
51CONFIG_CMD_FAT=y
Yinbo Zhuab873eb2019-04-11 11:01:54 +0000[diff] [blame]52CONFIG_OF_CONTROL=y
Adam Ford710966e2020-07-03 06:48:56 -0500[diff] [blame]53CONFIG_ENV_OVERWRITE=y
Tom Rini5b0b0402017-08-28 07:16:32 -0400[diff] [blame]54CONFIG_ENV_IS_IN_REMOTE=y
Tom Rini5fb860c2022-02-25 11:19:48 -0500[diff] [blame]55CONFIG_USE_BOOTFILE=y
56CONFIG_BOOTFILE="uImage"
Tom Rinife586752022-03-11 09:12:07 -0500[diff] [blame]57CONFIG_USE_ETHPRIME=y
58CONFIG_ETHPRIME="FM1@DTSEC3"
Tom Rini276d75e2022-06-10 22:59:27 -0400[diff] [blame]59CONFIG_FSL_SATA_V2=y
Simon Glass231e7742022-01-31 07:49:37 -0700[diff] [blame]60CONFIG_SYS_SATA_MAX_DEVICE=2
Tom Rinia5c4d402017-03-01 16:51:58 -0500[diff] [blame]61CONFIG_FSL_CAAM=y
Tom Rinif7246c22021-08-21 13:50:17 -0400[diff] [blame]62CONFIG_DYNAMIC_DDR_CLK_FREQ=y
Tom Rini3210bdc2022-03-30 18:07:31 -0400[diff] [blame]63CONFIG_DIMM_SLOTS_PER_CTLR=2
Tom Rini468c2d52021-08-21 13:50:18 -0400[diff] [blame]64CONFIG_DDR_ECC=y
65CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
Tom Rini3eea5772020-05-08 09:08:39 -0400[diff] [blame]66CONFIG_DM_I2C=y
Tom Rini52b2e262021-08-18 23:12:24 -0400[diff] [blame]67CONFIG_SPL_SYS_I2C_LEGACY=y
Tom Rinibe94c762021-08-18 23:12:35 -0400[diff] [blame]68CONFIG_SYS_I2C_FSL=y
69CONFIG_SYS_FSL_I2C_OFFSET=0x118000
70CONFIG_SYS_FSL_HAS_I2C2_OFFSET=y
71CONFIG_SYS_FSL_I2C2_OFFSET=0x118100
72CONFIG_SYS_FSL_HAS_I2C3_OFFSET=y
73CONFIG_SYS_FSL_I2C3_OFFSET=0x119000
74CONFIG_SYS_FSL_HAS_I2C4_OFFSET=y
75CONFIG_SYS_FSL_I2C4_OFFSET=0x119100
Tom Rinifaed5672021-08-17 17:59:45 -0400[diff] [blame]76CONFIG_SYS_I2C_EEPROM_ADDR=0x57
Mario Six41d7d972018-03-28 14:38:19 +0200[diff] [blame]77CONFIG_FSL_ESDHC=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]78CONFIG_MTD=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]79CONFIG_DM_SPI_FLASH=y
Patrick Delaunay0df81042019-02-27 15:20:36 +0100[diff] [blame]80CONFIG_SF_DEFAULT_SPEED=10000000
Bin Meng27f5b192015-11-25 05:34:54 -0800[diff] [blame]81CONFIG_SPI_FLASH_EON=y
82CONFIG_SPI_FLASH_STMICRO=y
83CONFIG_SPI_FLASH_SST=y
Alexandru Gagniucd83e98c2017-08-01 17:19:59 -0700[diff] [blame]84CONFIG_PHYLIB=y
Jeremy Gebbenabe3edf2018-09-18 15:49:35 -0600[diff] [blame]85CONFIG_PHY_AQUANTIA=y
Tom Rini5d154192020-04-24 15:35:53 -0400[diff] [blame]86CONFIG_PHY_REALTEK=y
87CONFIG_PHY_TERANETICS=y
88CONFIG_PHY_VITESSE=y
Simon Glass9008a5b2015-08-19 09:33:43 -0600[diff] [blame]89CONFIG_E1000=y
Tom Rinifa911f82019-05-12 07:59:12 -0400[diff] [blame]90CONFIG_FMAN_ENET=y
Rajesh Bhagataec38012021-11-09 16:30:38 +0530[diff] [blame]91CONFIG_SYS_FMAN_FW_ADDR=0xFFE00000
Adam Ford53705472018-07-20 23:03:57 -0500[diff] [blame]92CONFIG_MII=y
Hou Zhiqianga60c51a2019-04-28 00:55:22 +0800[diff] [blame]93CONFIG_DM_PCI_COMPAT=y
94CONFIG_PCIE_FSL=y
Tom Rini66ea5c72019-05-26 14:45:25 -0400[diff] [blame]95CONFIG_SYS_QE_FMAN_FW_IN_REMOTE=y
Thomas Choua6cec012015-11-19 21:48:14 +0800[diff] [blame]96CONFIG_SYS_NS16550=y
Adam Ford4e96ff82018-04-15 13:51:26 -0400[diff] [blame]97CONFIG_SPI=y
Tom Rini526e3c82020-10-05 13:11:41 -0400[diff] [blame]98CONFIG_DM_SPI=y
Bin Meng72a049d2015-11-25 05:34:53 -0800[diff] [blame]99CONFIG_FSL_ESPI=y
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]100CONFIG_USB=y
Tom Rinid391d8b2021-12-11 14:55:51 -0500[diff] [blame]101CONFIG_USB_EHCI_FSL=y
Tom Rinibde21702022-06-12 20:02:04 -0400[diff] [blame]102CONFIG_USB_MAX_CONTROLLER_COUNT=2
Tom Rini6e9cb112016-09-08 16:31:26 -0400[diff] [blame]103CONFIG_USB_STORAGE=y
Marek Szyprowski795dc7d2020-06-03 14:43:40 +0200[diff] [blame]104CONFIG_ADDR_MAP=y
105CONFIG_SYS_NUM_ADDR_MAP=64