Gitiles
Code Review Sign In
git01.mediatek.com / filogic / uboot / bb41f995148e6736f603a41efa8106cc7fd52a7d / . / configs / sama5d27_wlsom1_ek_qspiflash_defconfig
blob: daacbf799b490c6bce615892607ee7e1a8af1d14 [file] [log] [blame]
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]1CONFIG_ARM=y
Tom Rinie1e85442021-08-27 21:18:30 -0400[diff] [blame]2CONFIG_SKIP_LOWLEVEL_INIT=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]3CONFIG_ARCH_AT91=y
4CONFIG_SYS_TEXT_BASE=0x26f00000
Tom Rinie25a03a2021-11-01 12:19:22 +0000[diff] [blame]5CONFIG_SYS_MALLOC_F_LEN=0x2000
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]6CONFIG_TARGET_SAMA5D27_WLSOM1_EK=y
Simon Glass035939e2021-07-10 21:14:30 -0600[diff] [blame]7CONFIG_SPL_GPIO=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]8CONFIG_SPL_LIBCOMMON_SUPPORT=y
9CONFIG_SPL_LIBGENERIC_SUPPORT=y
Tom Rinif6e6e1a2020-01-22 13:38:00 -0500[diff] [blame]10CONFIG_ENV_SECT_SIZE=0x1000
11CONFIG_DM_GPIO=y
Tom Rini6c75e632020-06-16 19:06:29 -0400[diff] [blame]12CONFIG_SPL_DM_SPI=y
Tom Rinia20e51f2021-06-28 10:17:29 -0400[diff] [blame]13CONFIG_DEFAULT_DEVICE_TREE="at91-sama5d27_wlsom1_ek"
Tom Rini0332a1a2020-07-06 13:54:25 -0400[diff] [blame]14CONFIG_SPL_TEXT_BASE=0x200000
Simon Glassf4d60392021-08-08 12:20:12 -0600[diff] [blame]15CONFIG_SPL_SERIAL=y
Simon Glass284cb9c2021-07-10 21:14:31 -0600[diff] [blame]16CONFIG_SPL_DRIVERS_MISC=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]17CONFIG_SPL=y
18CONFIG_DEBUG_UART_BOARD_INIT=y
19CONFIG_DEBUG_UART_BASE=0xf801c000
20CONFIG_DEBUG_UART_CLOCK=82000000
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]21CONFIG_SPL_SPI_FLASH_SUPPORT=y
Simon Glassa5820472021-08-08 12:20:14 -0600[diff] [blame]22CONFIG_SPL_SPI=y
Tom Rini84610272020-07-28 08:46:52 -0400[diff] [blame]23CONFIG_DEBUG_UART=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]24CONFIG_ENV_VARS_UBOOT_CONFIG=y
Tom Rini0997ee02021-08-23 10:25:31 -0400[diff] [blame]25CONFIG_SYS_LOAD_ADDR=0x22000000
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]26CONFIG_FIT=y
27CONFIG_SYS_EXTRA_OPTIONS="SAMA5D2"
28CONFIG_QSPI_BOOT=y
29CONFIG_SPI_BOOT=y
30CONFIG_BOOTDELAY=3
31CONFIG_USE_BOOTARGS=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]32# CONFIG_DISPLAY_BOARDINFO is not set
33CONFIG_DISPLAY_BOARDINFO_LATE=y
Tom Rinif92b6fa2020-10-09 12:22:06 -0400[diff] [blame]34CONFIG_MISC_INIT_R=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]35CONFIG_SPL_DISPLAY_PRINT=y
36# CONFIG_SYS_MMCSD_RAW_MODE_U_BOOT_USE_SECTOR is not set
Lukasz Majewski76f442982020-06-04 23:11:53 +0800[diff] [blame]37CONFIG_SPL_DM_SPI_FLASH=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]38CONFIG_SPL_SPI_LOAD=y
Tom Rinie22fa4f2021-08-10 15:08:46 -0400[diff] [blame]39CONFIG_SYS_SPI_U_BOOT_OFFS=0x40000
Tom Riniecdb78e2019-11-07 14:25:00 -0500[diff] [blame]40CONFIG_SPL_AT91_MCK_BYPASS=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]41CONFIG_HUSH_PARSER=y
42CONFIG_CMD_BOOTZ=y
Mihai Sainbb41f992021-09-02 15:21:08 +0300[diff] [blame^]43CONFIG_CMD_DM=y
44CONFIG_CMD_GPIO=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]45# CONFIG_CMD_FLASH is not set
46CONFIG_CMD_I2C=y
47# CONFIG_CMD_LOADS is not set
48CONFIG_CMD_MMC=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]49CONFIG_CMD_USB=y
50CONFIG_CMD_DHCP=y
51CONFIG_CMD_MII=y
52CONFIG_CMD_PING=y
Eugen Hristev858f8d52021-05-26 16:05:57 +0300[diff] [blame]53CONFIG_CMD_HASH=y
54CONFIG_HASH_VERIFY=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]55CONFIG_CMD_EXT4=y
56CONFIG_CMD_FAT=y
57CONFIG_OF_CONTROL=y
58CONFIG_SPL_OF_CONTROL=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]59CONFIG_OF_SPL_REMOVE_PROPS="interrupts interrupt-parent dmas dma-names"
60CONFIG_ENV_IS_IN_SPI_FLASH=y
61CONFIG_USE_ENV_SPI_BUS=y
62CONFIG_ENV_SPI_BUS=2
63CONFIG_USE_ENV_SPI_CS=y
64CONFIG_ENV_SPI_CS=0
65CONFIG_USE_ENV_SPI_MAX_HZ=y
66CONFIG_ENV_SPI_MAX_HZ=50000000
67CONFIG_USE_ENV_SPI_MODE=y
68CONFIG_ENV_SPI_MODE=0x0
Tom Rinica63e712019-11-12 22:46:36 -0500[diff] [blame]69CONFIG_SYS_RELOC_GD_ENV_ADDR=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]70CONFIG_DM=y
71CONFIG_SPL_DM=y
72CONFIG_SPL_DM_SEQ_ALIAS=y
73CONFIG_CLK=y
74CONFIG_SPL_CLK=y
75CONFIG_CLK_AT91=y
76CONFIG_AT91_UTMI=y
77CONFIG_AT91_H32MX=y
78CONFIG_AT91_GENERIC_CLK=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]79CONFIG_ATMEL_PIO4=y
80CONFIG_DM_I2C=y
81CONFIG_SYS_I2C_AT91=y
82CONFIG_I2C_EEPROM=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]83CONFIG_MMC_SDHCI=y
84CONFIG_MMC_SDHCI_ATMEL=y
Miquel Raynal803baa22019-10-03 19:50:08 +0200[diff] [blame]85CONFIG_MTD=y
Tom Rinie799f922019-12-04 17:18:38 -0500[diff] [blame]86CONFIG_DM_SPI_FLASH=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]87CONFIG_SF_DEFAULT_BUS=2
88CONFIG_SF_DEFAULT_SPEED=50000000
Tudor Ambarus565fb4e2019-11-13 15:42:56 +0000[diff] [blame]89CONFIG_SPI_FLASH_SFDP_SUPPORT=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]90CONFIG_SPI_FLASH_ATMEL=y
91CONFIG_SPI_FLASH_MACRONIX=y
92CONFIG_SPI_FLASH_SPANSION=y
93CONFIG_SPI_FLASH_STMICRO=y
94CONFIG_SPI_FLASH_SST=y
95CONFIG_PHY_MICREL=y
96CONFIG_DM_ETH=y
97CONFIG_MACB=y
98CONFIG_PINCTRL=y
99CONFIG_SPL_PINCTRL=y
100CONFIG_PINCTRL_AT91PIO4=y
101CONFIG_DM_SERIAL=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]102CONFIG_DEBUG_UART_ANNOUNCE=y
103CONFIG_ATMEL_USART=y
104CONFIG_SPI=y
105CONFIG_DM_SPI=y
106CONFIG_ATMEL_QSPI=y
107CONFIG_TIMER=y
108CONFIG_SPL_TIMER=y
109CONFIG_ATMEL_PIT_TIMER=y
110CONFIG_USB=y
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]111CONFIG_USB_EHCI_HCD=y
112CONFIG_USB_STORAGE=y
113CONFIG_USB_GADGET=y
114CONFIG_USB_GADGET_ATMEL_USBA=y
115CONFIG_DM_VIDEO=y
Anatolij Gustschindba36702020-02-04 22:43:06 +0100[diff] [blame]116# CONFIG_VIDEO_BPP8 is not set
117# CONFIG_VIDEO_BPP32 is not set
Eugen Hristevddfa4852019-08-26 06:47:07 +0000[diff] [blame]118CONFIG_ATMEL_HLCD=y
119CONFIG_W1=y
120CONFIG_W1_GPIO=y
121CONFIG_W1_EEPROM=y
122CONFIG_W1_EEPROM_DS24XXX=y
123CONFIG_OF_LIBFDT_OVERLAY=y
124# CONFIG_EFI_LOADER_HII is not set